Array Logic. PALLV16V8-10JC Datasheet

PALLV16V8-10JC Logic. Datasheet pdf. Equivalent

PALLV16V8-10JC Datasheet
Recommendation PALLV16V8-10JC Datasheet
Part PALLV16V8-10JC
Description Low Voltage/ Zero Power 20-Pin EE CMOS Universal Programmable Array Logic
Feature PALLV16V8-10JC; FINAL COM’L:-10 IND:-20 PALLV16V8-10 and PALLV16V8Z-20 Low Voltage, Zero Power 20-Pin EE CMOS Uni.
Manufacture Lattice Semiconductor
Datasheet
Download PALLV16V8-10JC Datasheet




Lattice Semiconductor PALLV16V8-10JC
FINAL
COM’L:-10
IND:-20
PALLV16V8-10 and PALLV16V8Z-20
Low Voltage, Zero Power 20-Pin EE CMOS
Universal Programmable Array Logic
DISTINCTIVE CHARACTERISTICS
x Low-voltage operation, 3.3 V JEDEC compatible
— VCC = +3.0 V to +3.6 V
x Pin and function compatible with all 20-pin PAL® devices
x Electrically-erasable CMOS technology provides reconfigurable logic and full testability
x Direct plug-in replacement for the PAL16R8 series
x Designed to interface with both 3.3-V and 5-V logic
x Outputs programmable as registered or combinatorial in any combination
x Programmable output polarity
x Programmable enable/disable control
x Preloadable output registers for testability
x Automatic register reset on power up
x Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
x Extensive third-party software and programmer support
x Fully tested for 100% programming and functional yields and high reliability
GENERAL DESCRIPTION
The PALLV16V8 is an advanced PAL device built with low-voltage, high-speed, electrically-erasable
CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells
provide a universal device architecture. The PALLV16V8 will directly replace the PAL16R8, with the
exception of the PAL16C1.
The PALLV16V8Z provides zero standby power and high speed. At 30-µA maximum standby
current, the PALLV16V8Z allows battery powered operation for an extended period.
The PALLV16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to
implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can
always be reduced to sum-of-products form, taking advantage of the very wide input gates
available in PAL devices. The equations are programmed into the device through floating-gate cells
in the AND logic array that can be erased electrically.
The fixed OR array allows up to eight data product terms per output for logic functions. The sum
of these products feeds the output macrocell. Each macrocell can be programmed as registered or
combinatorial with an active-high or active-low output. The output configuration is determined by
two global bits and one local bit controlling four multiplexers in each macrocell.
Publication# 17713 Rev: E
Amendment/0
Issue Date: November 1998



Lattice Semiconductor PALLV16V8-10JC
BLOCK DIAGRAM
I1 - I8
8
Programmable AND Array
32 x 64
CLK/I0
MACRO
MC0
MACRO
MC1
MACRO
MC2
MACRO
MC3
MACRO
MC4
MACRO
MC5
MACRO
MC6
MACRO
MC7
OE/I9
I/O0
I/O1
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7 17713D-1
FUNCTIONAL DESCRIPTION
The PALLV16V8 is a low-voltage, EE CMOS version of the PALCE16V8.
The PALLV16V8Z is a low-voltage, EE CMOS version of the PALCE16V8. In addition, the
PALLV16V8Z has zero standby power and an unused product term disable feature for reduced
power consumption.
The PALLV16V8 is a universal PAL device. It has eight independently configurable macrocells
(MC0-MC7). Each macrocell can be configured as registered output, combinatorial output,
combinatorial I/O or dedicated input. The programming matrix implements a programmable AND
logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary
outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array
inputs or as clock (CLK) and output enable (OE), respectively, for all flip-flops.
Unused input pins should be tied directly to VCC or GND. Product terms with all bits
unprogrammed (disconnected) assume the logical HIGH state and product terms with both true
and complement of any input signal connected assume a logical LOW state.
The programmable functions on the PALLV16V8 are automatically configured from the user’s
design specification. The design specification is processed by development software to verify the
design and create a programming file. This file, once downloaded to a programmer, configures the
device according to the user’s desired function.
2 PALLV16V8-10 and PALLV16V8Z-20 Families



Lattice Semiconductor PALLV16V8-10JC
The user is given two design options with the PALLV16V8. First, it can be programmed as a
standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer
will supply device codes for the standard PAL device architectures to be used with the PALLV16V8.
The programmer will program the PALLV16V8 in the corresponding architecture. This allows the
user to use existing standard PAL device JEDEC files without making any changes to them.
Alternatively, the device can be programmed as a PALLV16V8. Here the user must use the
PALLV16V8 device code. This option allows full utilization of the macrocell.
To
Adjacent
1 1 Macrocell
1 1 OE 1 0
VCC 0 0
0X 01
10
SG1
SL0X
DQ
11
0X
10
SL1X
CLK Q
10
11
0X
*SG1
*In macrocells MC0 and MC7, SG1 is replaced by SG0 on the feedback multiplexer.
Figure 1. PALLV16V8 Macrocell
SL0X
I/OX
From
Adjacent
Pin
17713D-004
CONFIGURATION OPTIONS
Each macrocell can be configured as one of the following: registered output, combinatorial output,
combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is
enabled by the OE pin. In the combinatorial configuration, the buffer is either controlled by a
product term or always enabled. In the dedicated input configuration, it is always disabled. With
the exception of MC0 and MC7, a macrocell configured as a dedicated input derives the input signal
from an adjacent I/O. MC0 derives its input from pin 11 (OE) and MC7 from pin 1 (CLK).
The macrocell configurations are controlled by the configuration control word. It contains 2 global
bits (SG0 and SG1) and 16 local bits (SL00 through SL07 and SL10 through SL17). SG0 determines
whether registers will be allowed. SG1 determines whether the PALLV16V8 will emulate a PAL16R8
family. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the
macrocell, and SL1x sets the output as either active low or active high for the individual macrocell.
The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There
are four multiplexers: a product term input, an enable select, an output select, and a feedback
select multiplexer. SG1 and SL0x are the control signals for all four multiplexers. In MC0 and MC7,
PALLV16V8-10 and PALLV16V8Z-20 Families
3





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)