![]() |
Speech Circuit. PBL38541 Datasheet |
|
![]() NoPvBemLb3er81594918
PBL 385 41
Universal Speech Circuit
Description.
Key features.
PBL 38541 is a monolithic integrated speech transmission circuit for use in • Minimum number of external
electronic telephones or in any other line interface application. High settable supply
components, with two filtered DC-
current for auxiliary functions, up to 6.0 mA (at high line currents). The circuit is designed
supplies, 7 capacitors and 11
to accomodate either a low impedance dynamic or an electret microphone. Microphone
resistors.
can be muted separately. Payphone signaling and DTMF dialling tones have a separate • Easy adaption to various market
input that is controlled by a mute signal. A signal summing point is available at the
needs.
transmitter input. An internally preset line length compensation can be adjusted with • Mute control input for operation with
external resistors to fit into different current feed systems as for ex. 48 V, 2 x 200 ohms,
DTMF - generator.
48 V, 2 x 400 ohms and 48 V, 2 x 800 ohms. The line length compensation can be shut • A separate signaling input for
off in either high or low gain mode. Application dependent parameters such as line
payphone and DTMF tones controlled
balance, side tone level, transmitter and receiver gains and frequency responces are set
by mute.
independently by external components which means an easy adaption to various market • Transmitter and receiver gain
needs. The setting of the parameters if carried out in certain order will counteract the
regulation for automatic loop loss
interaction between the settings. The circuit provides four different DC - supplies to feed
compensation.
microphones,diallers and other more current consuming functions like handsfree systems. • Extended current and voltage range
4 - 130 mA, down to 2 .2V.
Pin numbers in this datasheet refer to 18-pin DIP package unless otherwhise noted. • Differential microphone input for good
balance to ground.
• Balanced receiver output stage.
• One stabilized DC - supply for low
current CMOS diallers and or electret
DTMF
input
Mic.
Mute
(active low)
DC1- output for
external devices
10
AD
12
13 AM
DC-supply
89 7
6
5
1
PBL 385 41
AT AR
17
18
5 11 3
2
15 16 14 + 4
43
1
Telephone
line
microphones. One settable current
limited supply with 6 mA max. current.
• Short start up time.
• Excellent RFI performance.
• 18 - pin DIP and 20 - pin SO packages.
DC2 - output for
external devices
+
Gain
+ regulation
2
+
1. Impedance to the line and radio interference suppression
2. Transmitter gain and frequency responce network
3. Receiver gain and frequency responce network
4. Sidetone balance network
5. DC supply components
Figure 1. Functional diagram DIP package.
20-pin plastic SO
18-pin plastic DIP
1
|
|
![]() PBL 385 41
Maximum Ratings
Parameter
Line voltage, tp = 2 s
Line current, continuous DIP
Line current, continuous SO package
Operating temperature range
Storage temperature range
No input should be set on higher level than pin 4 (+C).
R
L
=
0-4kΩ
0 ohm when artificial
line is used
5H+5H
ARTIFICIAL
+ LINE
Rfeed = 400Ω+400Ω
C
+
E = 48.5V
V2 600Ω
VL
V1
C = 1µF when artificial line is used
470µF when no artificial line
MUTE
VM
IM
IL
+ LINE MIC
IDC2
VDC2
IDC1
VDC1
PBL 385 41
with external
components
See fig. 4
REC
- LINE
V4
Symbol
VL
IL
IL
TAmb
T
Stg
Min
0
0
0
-40
-55
Max
18
130
100
+70
+125
Unit
V
mA
mA
°C
°C
Z Mic = 350Ω
V3
ZRec= 350Ω
Figure 2. Test set up without rectifier
bridge.
MUTE
VM
IM
5H+5H RL = 0 - 4kΩ
Rfeed = 400Ω+400Ω
+
1µF
+
E = 50.0V
V2
V1
Uz= 15-16V
600Ω
IL
VL
IDC2
VDC2
IDC1
VDC1
+ LINE
MIC
PBL 385 41
with external
components
See fig. 4
REC
- LINE
V4
ZMic = 350Ω
V3
ZRec = 350Ω
Figure 3. Test set up with rectifier
bridge.
DTMF
input
C9
220n
10
R16
Mic.
350Ω
2.7k
12
13
AD
AM
1
PBL 385 41
AT AR
17
R14
310Ω
Rec.
18 350Ω
Mute
(active low)
DC1 - output for
external devices
DC2 - output for
external devices
DC-supply
8 79
5
6 11 3
2
15 16
C7 +
47µF
R4
18k
R*1
R17 Gain
4k regulation
+ C11
47µF
R*2a
C3
100n
R7
910Ω
R10
6.2k
R8
560Ω
R6 R12
R5
22k
75Ω
>0.5W
C5
11k
R9
100n
11k
R*2b
C6
47n
R13
10Ω
14 + 4
R11
62k
R3
910Ω
C2
15n
+
C1 47µF
+Line
-Line
Figure 4. Circuit with external compon-
ents for test set up. 2 x 400Ω 48V.
* Not used in test set up.
DIP package pinning.
2
|
![]() PBL 385 41
Electrical Characterisics
At TAmb = + 25° C. No cable and line rectifier unless otherwise specified.
Parameter
Ref.
fig. Conditions
Min Typ
Max
Line voltage, VL
Transmitting gain, note 1
Transmitting range of
regulation
Transmitting frequency
response
Transmitter input impedance, pin 3
Microphone input impedance
Transmitter dynamic output
2
2
2
2
2
2
2
2
2
2
Transmitter max output
2
Transmitter output noise
Receiving gain, note 1
Receiving range of regulation
Receiving frequency response
Receiver input impedance
Receiver output impedance
Receiver dynamic output
note 2
Receiver max output
2
2
2
2
2
2
2
2
2
3
Receiver output noise
2
Mute input voltage
at mute (active low)
DC1 -supply voltage
Pin 9
DC -supply voltage
2
Pin 8
DC-output pin 8 input
leakage current (no supply)
DTMF transmitting gain
DTMF input impedance
2
2
2
4
2
2
IL = 15 mA
IL = 100 mA
20 •10 log (V / V ); 1 kHz
23
R =0
L
RL = 400 Ω
R
L
=
900
Ω
-
2.2
kΩ
1 kHz, RL = 0 to 900 Ω
200 Hz to 3.4 kHz
3.3 3.7
11 13
41 43
43.5 45.5
46 48
35
-1
4.1
15
45
47.5
50
7
1
1 kHz
200 Hz - 3.4 kHz
≤
2%
distortion,
I
L
=
20
-
100
mA
200 Hz - 3.4 kHz
IL = 0 - 100 mA, V3 = 0 - 1 V
Psoph-weighting, Rel 1 Vrms, RL = 0
20 • 10 log (V4 / V1); 1 kHz
RL = 0 Ω
RL = 400 Ω
R
L
=
900
Ω
-
2.2
kΩ
1 kHz, RL = 0 to 900 Ω
200 Hz to 3.4 kHz
1 kHz,
1 kHz,
200 Hz - 3.4 kHz
≤ 2% distortion, IL = 20 - 100 mA
Measured with line rectifier
200 Hz - 3.4 kHz, I = 0 - 100 mA,
L
V1= 0 - 50 V
A-weighting, Rel 1Vrms, with cable
0 - 3 km, Ø = 0.4 mm
0 - 5 km, Ø = 0.5 mm,
13.5 17
20.5
1.7//(2.7) note 3
1.5
3
-75
-18.5
-16
-13.5
3
-1
-16.5
-14.5
-14 -12
-11.5
-9.5
57
1
38
3(+310)note 3
0.5
0.9
-85
0.3
IL = 20 - 100 mA
R17 = 4k; IDC1 =2 mA
I = 20 - 100 mA
L
IDC = 0 mA
I = 2 mA
DC
VDC = 2.35 V
VM = 0.3 V, 1 kHz
1 kHz
3.4 3.7
2.1 2.35
1.95 2.2
0.1
24.5 26.5
20 25
4.0
2.6
2.6
28.5
30
Unit
V
V
dB
dB
dB
dB
dB
kΩ
kΩ
Vp
V
p
dBPsoph
dB
dB
dB
dB
dB
kΩ
Ω
Vp
V
p
dB A
V
V
V
V
µA
dB
kΩ
Notes
1. Adjustable to both higher and lower values with external components.
2. The dynamic output can be doubled, see applications information.
3. External resistor in the test set up.
4. The DC output voltage is reduced at low line voltage (see page 8).
3
|
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact) |