W199 Datasheet PDF | Cypress Semiconductor





(PDF) W199 Datasheet PDF

Part Number W199
Description Spread Spectrum FTG for VIA Apollo Pro-133
Manufacture Cypress Semiconductor
Total Page 14 Pages
PDF Download Download W199 Datasheet PDF

Features: PRELIMINARY W199 Spread Spectrum FTG f or VIA Apollo Pro-133 Features • Maxi mized EMI suppression using Cypress’s Spread Spectrum Technology • Single- chip system frequency synthesizer for V IA Apollo Pro-133 • Two copies of CPU output • Six copies of PCI output One 48-MHz output for USB • One 24- MHz output for SIO • Two buffered ref erence outputs • One IOAPIC output 13 SDRAM outputs provide support for 3 DIMMs • Supports frequencies up to 150 MHz • I2C™ interface for progra mming • Power management control inpu ts • Available in 48-pin SSOP Table 1 . Mode Input Table Mode 0 1 Table 2. Pi n Selectable Frequency Input Address FS 3 1 1 1 1 1 1 1 1 0 CPU Cycle-to-Cycle Jitter: ............................... .......... 250 ps CPU to CPU Output Ske w: .................................... .... 175 ps PCI to PCI Output Skew: ... ....................................... .. 500 ps VDDQ3: ...................... .............................................. 3.3V±5% VDDQ2: ................................

Keywords: W199, datasheet, pdf, Cypress Semiconductor, Spread, Spectrum, FTG, for, VIA, Apollo, Pro-133, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

W199 datasheet
PRELIMINARY
W199
Spread Spectrum FTG for VIA Apollo Pro-133
Features
• Maximized EMI suppression using Cypress’s Spread
Spectrum Technology
• Single-chip system frequency synthesizer for VIA
Apollo Pro-133
• Two copies of CPU output
• Six copies of PCI output
• One 48-MHz output for USB
• One 24-MHz output for SIO
• Two buffered reference outputs
• One IOAPIC output
• 13 SDRAM outputs provide support for 3 DIMMs
• Supports frequencies up to 150 MHz
• I2C™ interface for programming
• Power management control inputs
• Available in 48-pin SSOP
Key Specifications
CPU Cycle-to-Cycle Jitter: ......................................... 250 ps
CPU to CPU Output Skew: ........................................ 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
VDDQ3: .................................................................... 3.3V±5%
VDDQ2: .................................................................... 2.5V±5%
SDRAMIN to SDRAM0:11 Delay: ..........................3.7 ns typ.
SDRAM0:11 (leads) to SDRAM_F Skew: ..............0.4 ns typ.
Table 1. Mode Input Table
Mode
0
1
Pin 2
PCI_STOP#
REF0
Table 2. Pin Selectable Frequency
Input Address
CPU_F,
FS3 FS2 FS1 FS0 CPU1 (MHz)
111 1
133.3
111 0
124
110 1
150
110 0
140
101 1
105
101 0
110
100 1
115
100 0
120
011 1
100
011 0
133.3
010 1
112
010 0
103
001 1
66.8
001 0
83.3
000 1
75
000 0
124
PCI_F, 1:5
(MHz)
33.3 (CPU/4)
31 (CPU/4)
37.5 (CPU/4)
35 (CPU/4)
35 (CPU/3)
36.7 (CPU/3)
38.3 (CPU/3)
40 (CPU/3)
33.3 (CPU/3)
44.43 (CPU/3)
37.3 (CPU/3)
34.3 (CPU/3)
33.4 (CPU/2)
41.7 (CPU/2)
37.5 (CPU/2)
41.3 (CPU/3)
Logic Block Diagram
X1 XTAL
X2 OSC
PLL Ref Freq
I/O Pin
Control
Stop
Clock
Control
CLK_STOP#
PLL 1
Stop
Clock
Control
÷2,3,4
SDATA
SCLK
I2C
Logic
PLL2
Stop
Clock
Control
÷2
VDDQ3
REF0/(PCI_STOP#)
REF1/FS2
VDDQ2
IOAPIC
VDDQ2
CPU1
CPU_F
VDDQ3
PCI_F/MODE
PCI1/FS3
PCI2
PCI3
PCI4
PCI5
VDDQ3
48MHz/FS0
Pin Configuration[1]
VDDQ3
REF0/(PCI_STOP#)
GND
X1
X2
VDDQ3
PCI_F/MODE
PCI1/FS3
GND
PCI2
PCI3
PCI4
PCI5
VDDQ3
SDRAMIN
GND
SDRAM11
SDRAM10
VDDQ3
SDRAM9
SDRAM8
GND
{I2C SDATA
SCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48 VDDQ2
47 IOAPIC
46 REF1/FS2*
45 GND
44 CPU_F
43 CPU1
42 VDDQ2
41 CLK_STOP#
40 SDRAM_F
39 GND
38 SDRAM0
37 SDRAM1
36 VDDQ3
35 SDRAM2
34 SDRAM3
33 GND
32 SDRAM4
31 SDRAM5
30 VDDQ3
29 SDRAM6
28 SDRAM7
27 VDDQ3
26 48MHz/FS0*
25 24MHz/FS1*
SDRAMIN
Stop
Clock
Control
24MHz/FS1
VDDQ3
SDRAM0:11
12
SDRAM_F
I2C is a trademark of Philips Corporation.
Note:
1. Internal pull-up resistors should not be relied upon for setting I/O pins HIGH. Pin function with parentheses determined by MODE pin resistor strapping.
Unlike other I/O pins, input FS3 has an internal pull-down resistor.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
October 19, 1999, rev. **

W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet  
W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet   W199 datasheet  






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)