DatasheetsPDF.com

W78LE812 Dataheets PDF



Part Number W78LE812
Manufacturers Winbond
Logo Winbond
Description 8-BIT MTP MICROCONTROLLER
Datasheet W78LE812 DatasheetW78LE812 Datasheet (PDF)

W78LE812 8-BIT MTP MICROCONTROLLER GENERAL DESCRIPTION The W78LE812 is an 8-bit microcontroller which can accommodate a wide range of supply voltages with low power consumption. The instruction set for the W78LE812 is fully compatible with the standard 8051. The W78LE812 contains an 8K bytes MTP ROM (Multiple-Time Programmable ROM); a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 6-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and.

  W78LE812   W78LE812


Document
W78LE812 8-BIT MTP MICROCONTROLLER GENERAL DESCRIPTION The W78LE812 is an 8-bit microcontroller which can accommodate a wide range of supply voltages with low power consumption. The instruction set for the W78LE812 is fully compatible with the standard 8051. The W78LE812 contains an 8K bytes MTP ROM (Multiple-Time Programmable ROM); a 256 bytes RAM; four 8-bit bi-directional and bit-addressable I/O ports; an additional 6-bit I/O port P4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. These peripherals are supported by a fourteen sources two-level interrupt capability. To facilitate programming and verification, the MTP-ROM inside the W78LE812 allows the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security. The W78LE812 microcontroller has two power reduction modes, idle mode and power-down mode, both of which are software selectable. The idle mode turns off the processor clock but allows for continued peripheral operation. The power-down mode stops the crystal oscillator for minimum power consumption. The external clock can be stopped at any time and in any state without affecting the processor. FEATURES • Fully static design 8-bit CMOS microcontroller • Wide supply voltage of 2.4V to 5.5V • 256 bytes of on-chip scratchpad RAM • 8 KB electrically erasable/programmable MTP-ROM • 64 KB program memory address space • 64 KB data memory address space • Four 8-bit bi-directional ports • Three 16-bit timer/counters • Timer 2 Clock-out • One full duplex serial port(UART) • Watchdog Timer • Direct LED drive outputs • Fourteen sources, two-level interrupt capability • Wake-up via external interrupts at Port 1 • EMI reduction mode • Built-in power management • Code protection mechanism • Packages: − DIP 40: W78LE812-24 − PLCC 44: W78LE812P-24 − PQFP 44: W78LE812F-24 -1- Publication Release Date: February 1999 Revision A2 W78LE812 PIN CONFIGURATIONS 40-Pin DIP (W78LE812) INT2,,T2, P1.0 INT3,T2EX, P1.1 INT4,P1.2 INT5,P1.3 INT6,P1.4 INT7,P1.5 INT8,P1.6 INT9,P1.7 RST A9CTRL,RXD, P3.0 A13CTR,LTXD, P3.1 A14CTRL,INT0, P3.2 OECTRL,INT1, P3.3 T0, P3.4 T1, P3.5 CE,WR, P3.6 OE,RD, P3.7 XTAL2 XTAL1 VSS 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 VDD P0.0, AD0 P0.1, AD1 P0.2, AD2 P0.3, AD3 P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA,VPP ALE,P4.5 PSEN,P4.6 P2.7, A15 P2.6, A14 P2.5, A13 P2.4, A12 P2.3, A11 P2.2, A10 P2.1, A9 P2.0, A8 44-Pin PLCC (W78LE812P) I N T 3 , T 2 E X , P 1 . 1 I N T 2 , T 2 , P 1 . 0 44-Pin PQFP (W78LE812F) I N T 3 , T 2 E X , P 1 . 1 I N T 2 , T 2 , P 1 . 0 I N T 6 , P 1 . 4 I N T 5 , P 1 . 3 I N T 4 , P 1 . 2 P 4 V . D 2 D A D 0 , P 0 . 0 A D 1 , P 0 . 1 A D 2 , P 0 . 2 A D 3 , P 0 . 3 I N T 6 , P 1 . 4 I N T 5 , P 1 . 3 I N T 4 , P 1 . 2 P 4 V . D 2 D A D 0 , P 0 . 0 A D 1 , P 0 . 1 A D 2 , P 0 . 2 A D 3 , P 0 . 3 INT7,P1.5 INT8,P1.6 INT9,P1.7 RST A9CTRL,RXD, P3.0 P4.3 A13CTRL,TXD, P3.1 A14CTRL,INT0, P3.2 OECTRL,INT1, P3.3 T0, P3.4 T1, P3.5 6 5 4 3 2 1 44 43 42 41 40 7 39 8 38 9 37 10 36 11 35 12 34 13 33 14 32 15 31 16 30 29 17 18 19 20 21 22 23 24 25 26 27 28 P 3 . 6 , / W R , / C E P 3 . 7 , / R D , / O E X T A L 2 X V P P T S 4 2 A S . . L 0 0 , 1 A 8 P 2 . 1 , A 9 P 2 . 2 , A 1 0 P 2 . 3 , A 1 1 P 2 . 4 , A 1 2 P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA,VPP P4.1 ALE,P4.5 PSEN,P4.6 P2.7, A15 P2.6, A14 P2.5, A13 INT7,P1.5 INT8,P1.6 INT9,P1.7 RST A9CTRL,RXD, P3.0 P4.3 A13CTRL,TXD, P3.1 A14CTRL,INT0, P3.2 OECTRL,INT1, P3.3 T0, P3.4 T1, P3.5 1 2 44 43 42 41 40 39 38 37 36 35 34 33 32 31 3 30 4 29 5 28 6 27 7 8 26 9 25 10 24 23 11 12 13 14 15 16 17 18 19 20 21 22 P 3 . 6 , / W R , / C E P 3 . 7 , / R D , / O E X T A L 2 X V P P P T S 4 2 2 A S . . . L 0 0 1 , , 1 A A 8 9 P 2 . 2 , A 1 0 P 2 . 3 , A 1 1 P 2 . 4 , A 1 2 P0.4, AD4 P0.5, AD5 P0.6, AD6 P0.7, AD7 EA,VPP P4.1 ALE,P4.5 PSEN,P4.6 P2.7, A15 P2.6, A14 P2.5, A13 -2- W78LE812 PIN DESCRIPTION SYMBOL EA PSEN ALE RST XTAL1 XTAL2 VSS VDD P0.0−P0.7 P1.0−P1.7 P2.0−P2.7 P3.0−P3.7 DESCRIPTIONS EXTERNAL ACCESS ENABLE: This pin forces the processor to execute out of external ROM. It should be kept high to access internal ROM. The ROM address and data will not be present on the bus if EA pin is high and the program counter is within on-chip ROM area. Otherwise they will be present on the bus. PROGRAM STORE ENABLE: PSEN enables the external ROM data onto the Port 0 address/data bus during fetch and MOVC operations. When internal ROM access is performed, no PSEN strobe signal outputs from this pin. This pin also serves the alternative function P4.6. ADDRESS LATCH ENABLE: ALE is used to enable the address latch that separates the address from the data on Port 0. This pin also serves the alternative function P4.5 RESET: A high on this pin for two machine cycles while the oscillator is running resets the device. CRYSTAL1: This is the crystal oscillator input. This pi.


W78LE58 W78LE812 W81181AD


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)