MC100E131

MC10E131, MC100E131 5 V ECL 4‐Bit D Flip‐Flop Description The MC10E/100E131 is a quad master-slave D-type flip-flop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (CC) LOW and using the Clock Enable (CE) inputs for clocking. Common clocking is achieved by holding the CE inputs LOW and using CC to clock all four flip-flops. In this case, the CE inputs perform the function of controlling the common clock, to each flip-flop. Individual asynchronous resets are provided (R). Asynchronous set controls (S) are ganged together in pairs, with the pairing chosen to reflect physical chip symmetry. Data enters the master when both CC and CE are LOW, and transfers to the slave when either CC or CE (or both) go HIGH. The 100 Series contains temperature compensation. www.onsemi.com PLCC−28 FN SUFFIX CASE 776−02 Features 1100 MHz Min. Toggle Frequency Differential Outputs Individual and Common Clocks Individual Resets (asynchronous) Paired Sets (asynchronous) PECL Mode Operating Range: ♦ VCC = 4.2 V to 5.7 V with VEE = 0 V NECL Mode Operating Range: ♦ VCC = 0 V with VEE = −4.2 V to −5.7 V Metastability Time Constant is 200 ps. Internal Input 50 kW Pulldown Resistors ESD Protection: ♦ Human Body Model; > 2 kV ♦ Machine Model; > 200 V Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test Moisture Sensitivity Level: 3 (Pb-Free) ♦ For Additional Information, see Application Note AND8003/D Flammability Rating:UL 94 V−0 @ ...