DatasheetsPDF.com

74LX1G125

STMicroelectronics

SINGLE BUS BUFFER

74LX1G125 SINGLE BUS BUFFER (3-STATE) s s s s s s s s s 5V TOLERANT INPUTS HIGH SPEED: tPD = 4.7ns (MAX.) at VCC ...


STMicroelectronics

74LX1G125

File Download Download 74LX1G125 Datasheet


Description
74LX1G125 SINGLE BUS BUFFER (3-STATE) s s s s s s s s s 5V TOLERANT INPUTS HIGH SPEED: tPD = 4.7ns (MAX.) at VCC = 3V LOW POWER DISSIPATION: ICC = 1µA (MAX.) at TA = 25°C POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 24mA (MIN) at VCC = 3V BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE: VCC(OPR) = 1.65V to 5.5V (1.2V Data Retention) LATCH-UP PERFORMANCE EXCEED 300mA RoHS FLIP-CHIP AND SOT PACKAGES SOT23-5L SOT323-5L Flip-Chip5 (Max dim = 1.3x1.3mm) ORDER CODES PACKAGE T&R 74LX1G125STR 74LX1G125CTR 74LX1G125BJR SOT23-5L SOT323-5L Flip-Chip5 DESCRIPTION The 74LX1G125 is a low voltage CMOS SINGLE BUS BUFFER fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. 3-STATE control input G has to be set HIGH to place the output into the high impedance state. Power down protection is provided on all inputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5V to 3V or lower power supply systems. The sub-micron CMOS technology used allow ultra low power consumption and guarantee optimized operations between 2.8V and 1.8V system, as Smart Phone, Digital Still Camera, PDA, Notebook, or each other battery powered equipment. All inputs and outputs are equipped with protection circuits against ESD discharge. PIN CONNECTION AND IEC LOGIC SYMBOLS (top view for SOT, top through view for Flip-Chip) April 2004 1/13 74LX1G...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)