SDA9220-5 Datasheet PDF


Part Number

SDA9220-5

Description

Memory Sync Controller III

Manufacture

Siemens

Total Page 30 Pages
PDF Download
Download SDA9220-5 Datasheet PDF


Features Datasheet pdf Memory Sync Controller III SDA 9220-5 Preliminary Data Features Large area fl icker elimination through field doublin g Additional elimination of interline f licker in field mode Field switching an d selection in field mode Noise and cro ss-color reduction Stills 9-image displ ay, still-in-picture, picture-in-still with different frame versions q Zoom wi th selection of enlarged picture segmen t (8 x 12 positions) q Pin-programmable operation without standard conversion q q q q q q MOS IC P-LCC-44-1 Type S DA 9220-5 Functional Description Order ing Code Q67100-H5087 Package P-LCC-44 -1 (SMD) The MSC III is a component of the TV-SAM Featurebox and is responsib le for driving the picture memory de.
Keywords SDA9220-5, datasheet, pdf, Siemens, Memory, Sync, Controller, III, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SDA9220-5 Datasheet
Memory Sync Controller III
SDA 9220-5
Preliminary Data
Features
q Large area flicker elimination through field doubling
q Additional elimination of interline flicker in field mode
q Field switching and selection in field mode
q Noise and cross-color reduction
q Stills
q 9-image display, still-in-picture, picture-in-still
with different frame versions
q Zoom with selection of enlarged picture segment
(8 x 12 positions)
q Pin-programmable operation without standard
conversion
P-LCC-44-1
MOS IC
Type
SDA 9220-5
Ordering Code
Q67100-H5087
Package
P-LCC-44-1 (SMD)
Functional Description
The MSC III is a component of the TV-SAM Featurebox and is responsible for driving the picture
memory devices (TV-SAMs) and generating sync signals (figure 6). Together with the other
devices of the Featurebox it enhances picture quality and offers a number of special operating
modes.
The MSC III is set via the I2C Bus, it being possible to switch the I2C Bus address by hardware so
that implementation of a simple frame Featurebox is possible in conjunction with the signal MUX
supplied by the MSC III.
Other major output signals of the SDA 9220-5, in addition to the clocks LL3X (13.5 MHz) and LL1.5X
(27 MHz), are the memory-driving signals (RA, RB, WT, RE, SCAD, SCA) and the sync signal CSY
for the teletext device. The horizontal sync signals (HS2, BLN2) and the vertical sync signals (VS1,
VS2) are also generated.
Semiconductor Group
117
01.94




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)