OCTAL D-TYPE LATCH
®
74VHCT573A
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING
s s
s
s
s
s
s
s
s s
HIGH SPEED: tPD = 5.4 ns...
Description
®
74VHCT573A
OCTAL D-TYPE LATCH WITH 3 STATE OUTPUT NON INVERTING
s s
s
s
s
s
s
s
s s
HIGH SPEED: tPD = 5.4 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA = 25 oC COMPATIBLE WITH TTL OUTPUTS: VIH = 2V (MIN), VIL = 0.8V (MAX) POWER DOWN PROTECTION ON INPUTS & OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 8 mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL OPERATING VOLTAGE RANGE: VCC (OPR) = 4.5V to 5.5V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 573 IMPROVED LATCH-UP IMMUNITY LOW NOISE: VOLP = 0.9V (Max.)
SOP
PACKAGE SOP TSSOP T UBE 74VHCT573AM
TSSOP
T& R 74VHCT573AMTR 74VHCT573ATTR
ORDER CODES
DESCRIPTION The 74VHCT573A is an advanced high-speed CMOS OCTAL D-TYPE LATCH with 3 STATE OUTPUT NON INVERTING fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology. This 8 bit D-Type latch is controlled by a latch enable input (LE) and an output enable input (OE). PIN CONNECTION AND IEC LOGIC SYMBOLS
While the LE input is held at a high level, the Q outputs will follow the data inputs precisely. When the LE is taken low, the Q outputs will be latched precisely at the logic level of D input data. While the (OE) input is low, the 8 outputs will be in a normal logic state (high or low logic level) and while high level the outputs will be in a high impedance state. Power down protection is provided on all inputs and outputs and 0 to 7V can be accepted on inputs with no regard to the supply voltage. This device can...
Similar Datasheet