HEX BUS BUFFER
M54HC365
RAD-HARD HEX BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTING)
s
s
s
s
s
s
s
s s
s
s
HIGH SPEED: tPD = ...
Description
M54HC365
RAD-HARD HEX BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTING)
s
s
s
s
s
s
s
s s
s
s
HIGH SPEED: tPD = 10ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN) BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 54 SERIES 365 SPACE GRADE-1: ESA SCC QUALIFIED 50 krad QUALIFIED, 100 krad AVAILABLE ON REQUEST NO SEL UNDER HIGH LET HEAVY IONS IRRADIATION DEVICE FULLY COMPLIANT WITH SCC-9401-052
DILC-16
FPC-16
ORDER CODES
PACKAGE DILC FPC FM M54HC365D M54HC365K EM M54HC365D1 M54HC365K1
DESCRIPTION The 54HC365 is an advanced high-speed CMOS HEX BUS BUFFER (3-STATE) fabricated with silicon gate C2MOS technology.
All six buffers are controlled by the combination of two enable inputs (G1 and G2); all outputs of these buffers are enabled only when both G1 and G2 inputs are held low, under all other conditions these outputs are disabled in a high-impedance state. The M54HC365 has non inverting outputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
PIN CONNECTION
May 2004
Rev. 1
1/11
M54HC365
Figure 1: IEC Logic Symbols
Figure 2: Input And Output Equivalent Circuit
Table 1: Pin Description
PIN N° 1, 15 2, 4, 6, 10, 12, 14 3, 5, 7, 9, 11, 13 8 16 SYMBOL G1, G2 1A to 6A 1Y to 6Y GND VCC NAME AND FUNCTION Output En...
Similar Datasheet