DatasheetsPDF.com

MM145453V Dataheets PDF



Part Number MM145453V
Manufacturers National
Logo National
Description Liquid Crystal Display Driver
Datasheet MM145453V DatasheetMM145453V Datasheet (PDF)

MM145453 Liquid Crystal Display Driver December 1999 MM145453 Liquid Crystal Display Driver General Description The MM145453 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. The chip can drive up to 33 LCD segments and can be paralleled to increase this number. The chip is capable of driving a 41⁄2 digit 7-segment display with minimal interface between the display and the data source. The MM145453 stores display data in latches after it is c.

  MM145453V   MM145453V


Document
MM145453 Liquid Crystal Display Driver December 1999 MM145453 Liquid Crystal Display Driver General Description The MM145453 is a monolithic integrated circuit utilizing CMOS metal gate, low threshold enhancement mode devices. The chip can drive up to 33 LCD segments and can be paralleled to increase this number. The chip is capable of driving a 41⁄2 digit 7-segment display with minimal interface between the display and the data source. The MM145453 stores display data in latches after it is clocked in, and holds the data until new display data is received. The MM145453 is available in a molded 44 pin surface mount PLCC package. The MM145453 is pin out and functionally compatible with the MC145453. Features n n n n n n n Serial Data Input Wide Power Supply operation TTL Compatibility Up to 33 LCD Segments Alphanumeric or Bar Graph capability Cascaded operation capability Pin Compatible with MC145453 Applications n n n n n COPS™ or microprocessor displays Industrial control indicator Digital clock, thermometer, counter, voltmeter Instrumentation displays Remote displays Connection Diagram DS101283-1 Top View Order Number MM145453V See NS Package Number V44A © 1999 National Semiconductor Corporation DS101283 www.national.com MM145453 Absolute Maximum Ratings (Note 1) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Voltage at Any Pin, Referenced to Gnd Storage Temperature Power Dissipation at 25˚C Power Dissipation at 70˚C -0.3V to +10V -65˚C to +150˚C 350mW 300mW Junction Temperature Lead Temperature (Soldering, 10s) +150˚C 300˚C Recommended Operating Conditions VDD Operating Temperature 3V to 10V 0˚C to 70˚C Electrical Characteristics The following specifications apply for TA within operation range, VDD = 3.0V to 10V, VSS = 0V, unless otherwise specified. Parameter Supply Voltage, VDD Average Supply Current, IDD All Outputs Open, Clock=Gnd, Data=Gnd,OSC=Gnd, BP_IN 32Hz VDD= 5V VDD= 10V Input Logical ’0’ Voltage, VIL VDD= 3V VDD= 5V VDD= 10V Input Logical ’1’ Voltage, VIH VDD= 3V VDD= 5V VDD= 10V Segment Sink Current, IOL Segment Source Current, IOH Backplane Out Sink Current, IOL Backplane Out Source Current, IOH Segment Output Offset Voltage Backplane Output Offset Voltage Backplane Out Frequency Clock Input Frequency, fCLOCK Clock Input Duty Cycle Data Input Set-Up Time, tDS Data Input Hold Time, tDH VDD= 3V, VOUT= 0.3V VDD= 3V, VOUT= 2.7V VDD= 3V, VOUT= 0.3V VDD= 3V, VOUT= 2.7V Segment Load = 250pF (Note 2) Backplane Load = 8750pF (Note 2) ROSC_IN= 50kΩ, COSC_IN= 0.01µF VDD= 3V (Notes 2, 3) VDD= 5V (Note 2) VDD= 10V (Note 2) 40 300 300 75 500 750 1.0 60 2.0 2.0 8.0 -20 20 -320 320 -40 40 -500 500 +/-50 +/-50 10 40 0.4 0.8 0.8 µA µA V V V V V V µA µA µA µA mV mV Hz kHz kHz MHz % ns ns Conditions Min 3 Typical Max 10 Units V Note 1: “Absolute Maximum Ratings” are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of “Electrical Characteristics” specifies conditions of device operation. Note 2: This parameter is guaranteed (but not production tested) over the operating temperature range and the operating supply voltage range. Not to be used in Q.A. testing. Note 3: AC input waveform for test purposes: tr≤ 20ns, tf≤ 20ns, fCLOCK = 500kHz, Duty Cycle = 50% ± 10% Note 4: Clock input rise time (tr) and fall time (tf) must not exceed 300ns www.national.com 2 MM145453 Electrical Characteristics (Continued) DS101283-2 FIGURE 1. Block Diagram DS101283-3 FIGURE 2. Applications Information The MM145453 is specifically designed to operate 41⁄2 digit 7-segment displays with minimal interface with the display and data source. Serial data transfer from the data source to the display driver is accomplished with 2 signals, serial Data and Clock. Using a format of a leading ″1″ followed by the 33 data bits and 2 trailing don’t care bits, allows data transfer without the need of an additional Data Load signal. Since the MM145453 does not contain a character generator, the formatting of the segment information must be done prior to inputting the data to the MM145453. The transfer of the 33 data bits is complete at the falling edge of the 36th clock cycle, thus providing non-multiplexed, direct drive to the display. Outputs change only if the serial data bits differ from the previous time. Figure 3 shows the data input format. A single start bit of logical ’1’ precedes the 33 bits of segment data for a total of 34 bits that need to be defined and clocked in. After the 34 bits are clocked in, 2 additional clock cycles are required. At the 36th clock cycle an internal LOAD signal is generated synchronously with the rising edge of the Clock In signal, which loads the 33 bits of segment data in the shift register into the latches. At the falling edge of the 36th clock cycle an inter.


MM145453 MM145453V MM1458


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)