Segment Decoder. MM74C48 Datasheet


MM74C48 Decoder. Datasheet pdf. Equivalent


MM74C48


BCD-to-7 Segment Decoder
MM74C48 BCD-to-7 Segment Decoder

October 1987 Revised January 1999

MM74C48 BCD-to-7 Segment Decoder
General Description
The MM74C48 BCD-to-7 segment decoder is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. Seven NAND gates and one driver are connected in pairs to make binary-coded decimal (BCD) data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide test-blanking input/ripple-blanking output, and ripple-blanking inputs.

Features
s Wide supply voltage range: s Guaranteed noise margin: s High noise immunity: fan out of 2 driving 74L s High current sourcing output (up to 50 mA) s Ripple blanking for leading or trailing zeros (optional) s Lamp test provision 3.0V to 15V 1.0V 0.45 VCC (typ.)

s Low power TTL compatibility:

Ordering Code:
Order Number MM74C48N Package Number N16E Package Description 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Connection Diagrams
Pin Assignments for DIP Segment Identification

Numerical Designations and Resultant Displays

Top View

© 1999 Fairchild Semiconductor Corporation

DS005883.prf

www.fairchildsemi.com

MM74C48

Truth Table
Decimal or Function 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 BI RBI LT
H = HIGH Level L = LOW Level X = Irrelevant Note 1: One BI/RBO is wire-AND lo...



MM74C48
October 1987
Revised January 1999
MM74C48
BCD-to-7 Segment Decoder
General Description
The MM74C48 BCD-to-7 segment decoder is a monolithic
complementary MOS (CMOS) integrated circuit con-
structed with N- and P-channel enhancement transistors.
Seven NAND gates and one driver are connected in pairs
to make binary-coded decimal (BCD) data and its comple-
ment available to the seven decoding AND-OR-INVERT
gates. The remaining NAND gate and three input buffers
provide test-blanking input/ripple-blanking output, and rip-
ple-blanking inputs.
Features
s Wide supply voltage range: 3.0V to 15V
s Guaranteed noise margin: 1.0V
s High noise immunity: 0.45 VCC (typ.)
s Low power TTL compatibility:
fan out of 2 driving 74L
s High current sourcing output (up to 50 mA)
s Ripple blanking for leading or trailing zeros (optional)
s Lamp test provision
Ordering Code:
Order Number Package Number
Package Description
MM74C48N
N16E
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Connection Diagrams
Pin Assignments for DIP
Segment Identification
Numerical Designations
and Resultant Displays
Top View
© 1999 Fairchild Semiconductor Corporation DS005883.prf
www.fairchildsemi.com

MM74C48
Truth Table
Decimal
Inputs
Outputs
or BI/RBO
Note
Function LT RBI D C B A (Note 1) a b c d e f g
0 H H L L L L H H H H H H H L (Note 2)
1 H X L L L H H L H H L L L L (Note 2)
2 HX L LHL H HHLHHLH
3 HX L LHH H HHHH L LH
4 HX LH L L H LHH L LHH
5 HX LHLH H HLHHLHH
6 HX LHH L H L LHHHHH
7 HX LHHH H HHH L L L L
8 HXHL L L H HHHHHHH
9 HXHL LH H HHH L LHH
10 H X H L H L H L L L H H L H
11 H X H L H H H L L H H L L H
12 H X H H L L H L H L L L H H
13 H X H H L H H H L L H L H H
14 H X H H H L H L L L H H H H
15 H X H H H H H L L L L L L L
BI X X X X X X L L L L L L L L (Note 3)
RBI H L L L L L L L L L L L L L (Note 4)
LT L X X X X X H H H H H H H H (Note 5)
H = HIGH Level
L = LOW Level
X = Irrelevant
Note 1: One BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).
Note 2: The blanking input (BI) must be open when output functions 0–15 are desired. The ripple-blanking input (RBI) must be HIGH, if blanking of a decimal
zero is not desired.
Note 3: When a LOW logic level is applied directly to the blanking input (BI), all segment outputs are LOW regardless of the level of any other input.
Note 4: When ripple-blanking input (RBI) and inputs A, B, C, and D are at a LOW level with the lamp-test input HIGH, all segment outputs go LOW and the
ripple-blanking output (RBO) goes to a LOW level (response condition).
Note 5: When the blanking input/ripple-blanking output (BI/RBO) is open and a LOW is applied to the lamp-test input, all segment outputs are HIGH.
www.fairchildsemi.com
2




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)