Control Receiver. NTE1757 Datasheet

NTE1757 Receiver. Datasheet pdf. Equivalent

Part NTE1757
Description Integrated Circuit Remote Control Receiver
Feature NTE1757 Integrated Circuit Remote Control Receiver Description: The NTE1757 is an MOS/LSI integrated.
Manufacture NTE
Datasheet
Download NTE1757 Datasheet




NTE1757
NTE1757
Integrated Circuit
Remote Control Receiver
Description:
The NTE1757 is an MOS/LSI integrated circuit in an 18–Lead DIP tpye package designed for use
as a receiver of remote control signals generated by a transmitter circuit, using PPM (Pulse Position
Modulation) encoding technique. The receiver has 5 digital outputs whose response to PPM codes
may be programmed by six control lines. It has a handshake interface which provides communication
with microprocessors and computers.
Features;
D 5 Open Drain Outputs with Enable
D Handshake or Interrupt Microprocessor and Computer Interface Signals
D On–Chip Oscillator
D 6 Control Lines to Program Output Response
D 3 Selectable Output Modes
Absolute Maximum Ratings:
VDD Supply and All Inputs wrt, VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 to –25V
Storage Temperature Range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –55°C to +125°C
Operating Ambient Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –10°C to +65°C
Electrical Characteristics: VSS = 0V, VDD = –16V, Tamb = +25°C
Parameter
Pin
Test Conditions
Min Typ Max Unit
Supply Voltage
9
12 – 18 V
Supply Current
9
–6
– mA
Input Logic Level High (“1”)
3–8, 17
–1 – 0 V
Input Logic Level Low (“0”)
3–8, 17
VDD VDD +3.5 V
Output Logic Level High (“1”)
10, 12–16 50k to VDD
–1 – 0 V
Output Logic Level Low (“0”)
10, 12–16 50k to VDD
VDD VDD +0.5 V
Oscillator Frequency
1
Typical TC: C = 22nF, R = 100k15 3k
150k
Hz
PPM Input Logic Level High (“1”)
2
–1 – 0 V
PPM Input Logic Level Low (“0”)
PPM Input Pulse Width
Power Clear Time Constant
2
2 T = 1/fOSC
11
VDD
–6
1 – 22TOSC
1 400
V
s
ms
Note 1. Rosc (Pin 1) is 56k, fosc ' 1 / 0.15CR



NTE1757
Pin Functions:
Positive Logic: Logic “1” = VSS, 0V Logic “0” = VDD, 16V
1. Oscillator TC An RC time constant at this pin defines the internal clock frequency. The clock frequency may be varied
from 15Hz to 150kHz.
2. PPM Input The output of the front end amplifier is connected to this pin; the signal must consist of a normal logic 0
level with pulses to logic 1.
3–8. Control Word C0 to C5 Six control bits form the control word which programs the response of the five outputs. (See
Table 1).
9. VDD 12V to 18V Power Supply.
10. Data Ready Open drain output. An output of logic 1indicates the reception of a valid PPM word. It will remain at
logic 1for the duration of transmission.
11. Power Clear A capacitor and resistor connected to this pin define the time delay for the power clear circuit.
12–16. Outputs E–A Open drain outputs which respond to the PPM input as defined in Table 1.
17. Output Enable A logic 1will enable outputs A to E. A logic 0will turn all outputs off.
18. VSS 0V (Ground).
Operating Notes:
The receiver operates on a time scale fixed by an internal oscillator and its external timing components. The oscillator
may be adjusted to any value between 15Hz and 150kHz (allowing different receivers to respond to different transmission
rates within the same area).
A counter is reset whenever a pulse is received and allowed to count at half the oscillator frequency. For example, at an
oscillator frequency of 1.5kHz, resetting is blocked for the first 14ms and windows from 22ms to 40ms determine whether
a 1or 0is present. Periods between pulses of 40ms to 80ms are recognized as word intervals. Checks are made to
ensure 6 pulses of 5 bits, are received for a word to be valid, and only after two consecutive and identical words is the
receiver allowed to respond to the incoming code.
By means of the six control lines, the outputs can respond to the PPM input data in three ways:
1. 5 bit binary output with combinations of latched or momentary output as shown in Table 1.
2. 4 independent outputs with combinations of latched or momentary output as shown in Table 1. Any output on 1 or
4 receivers can be addressed by each PPM word.
3. The PPM word can be an address or data depending on the logic state of bit e. If PPM bit eis 0, the remaining
four bits (a, b, c, and d) control the outputs A to D. Outputs can be all latched or all momentary.
Table 1:
Control Word
Control
Output Response
Interpretation pf PPM Words
C5 C4 C3 C2 C1 C0 Mode E D C B A e d c b a e d c b a
000000
1 LA LA LA LA LA E D C B A
000001
1 LA LA LA LA M
000011
000111
001111
1 LA LA LA M M
1 LA LA M M M
1 LA M M M M
PPM decoded
on all outputs
immediately
011111
1 MMMMM
0 0 1 0 Z Z 2 S/R S/R S/R S/R 0 Y Y Z Z 1 Y Y Z Z
0 1 0 0 Z Z 2 S/R S/R S/R M
0 1 0 1 Z Z 2 S/R S/R M M
0 1 1 0 Z Z 2 S/R M M M
Output
address
Receiver
address
Output
address
Receiver
address
Resets an S/R
type output
Sets an S/R type
output or pulses a
momentary output
1 0 Z Z Z Z 3 LA LA LA LA 0 Z Z Z Z 1 D C B A
1 1 Z Z Z Z 3 MMMM
Address Receiver
mode
address
Data
mode
PPM data sent
to outputs of
addressed
receiver







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)