Document
93L00 4-Bit Universal Shift Register
93L00 4-Bit Universal Shift Register
General Description
The 93L00 is a 4-bit universal shift register As a high speed multifunctional sequential logic block it is useful in a wide variety of register and counter applications It may be used in serial-serial shift left shift right serial-parallel parallelserial and parallel-parallel data register transfers
Features
Y Asynchronous master reset Y J K inputs to first stage
Connection Diagram
Logic Symbol
Dual-In-Line Package
June 1989
TL F 9576 – 1
Order Number 93L00DMQB or 93L00FMQB See NS Package Number J16A or W16A
VCC e Pin 16 GND e Pin 8
Pin Names
PE P0 – P3 J K CP MR Q0 – Q3 Q3
Description
Parallel Enable Input (Active LOW) Parallel Inputs First Stage J Input (Active HIGH) First Stage K Input (Active LOW) Clock Pulse Input (Active Rising Edge) Master Reset Input Parallel Outputs Complementary Last Stage Output
TL F 9576 – 2
C1995 National Semiconductor Corporation TL F 9576
R.