DatasheetsPDF.com

NC7WP240

Fairchild

ULP Dual Inverting Buffer

NC7WP240 TinyLogic ULP Dual Inverting Buffer with 3-STATE Outputs June 2003 Revised January 2005 NC7WP240 TinyLogic ...


Fairchild

NC7WP240

File Download Download NC7WP240 Datasheet


Description
NC7WP240 TinyLogic ULP Dual Inverting Buffer with 3-STATE Outputs June 2003 Revised January 2005 NC7WP240 TinyLogic ULP Dual Inverting Buffer with 3-STATE Outputs General Description The NC7WP240 is a Dual Inverting Buffer with independent active LOW enables for the 3-STATE outputs. The Ultra High Power device is ideal for applications where battery life is critical. This product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V VCC. The internal circuit is composed of a minimum of inverter stages, including the output buffer, to enable ultra low static and dynamic power. The NC7WP240 for lower drive requirements, is uniquely designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve best in class speed operation while maintaining extremely low CMOS power dissipation. Features s Space saving US8 surface mount package s MicroPak Pb-Free leadless package s 0.9V to 3.6V VCC supply operation s 3.6V overvoltage tolerant I/O’s at VCC from 0.9V to 3.6V s tPD 3.0 ns typ for 3.6V VCC 4.0 ns typ for 2.3V to 2.7V VCC 5.0 ns typ for 1.65V to 1.95V VCC 6.0 ns typ for 1.40V to 1.60V VCC 10.0 ns typ for 1.10V to 1.30V VCC 26.0 ns typ for 0.90V VCC s Power-Off high impedance inputs and outputs s Static Drive (IOH/IOL) ±2.6 mA @ 3.00V VCC ±2.1 mA @ 2.30V VCC ±1.5 mA @ 1.65V VCC ±1.0 mA @ 1.40V VCC ±0.5 mA @ 1.10V VCC ±20 µA @ 0.9V VCC s Uses patented Quiet Series noise/EMI reduction circuitry s Ultra l...




Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)