DatasheetsPDF.com

SP489 Dataheets PDF



Part Number SP489
Manufacturers Sipex
Logo Sipex
Description Quad RS-485/RS-422 Line Receivers
Datasheet SP489 DatasheetSP489 Datasheet (PDF)

® SP488/489 Quad RS-485/RS-422 Line Receivers s s s s s s s s RS-485 or RS-422 Applications Quad Differential Line Receivers Tri–state Output Control 120ns Typical Receiver Propagation Delays –7V to +12V Common Mode Input Range 1mA Supply Current Single +5V Supply Operation Pin Compatible with SN75173, SN75175, LTC488 and LTC489 DESCRIPTION… The SP488 and SP489 are low–power quad differential line receivers meeting RS-485 and RS-422 standards. The SP488 features a common receiver enable cont.

  SP489   SP489


Document
® SP488/489 Quad RS-485/RS-422 Line Receivers s s s s s s s s RS-485 or RS-422 Applications Quad Differential Line Receivers Tri–state Output Control 120ns Typical Receiver Propagation Delays –7V to +12V Common Mode Input Range 1mA Supply Current Single +5V Supply Operation Pin Compatible with SN75173, SN75175, LTC488 and LTC489 DESCRIPTION… The SP488 and SP489 are low–power quad differential line receivers meeting RS-485 and RS-422 standards. The SP488 features a common receiver enable control; the SP489 provides independent receiver enable controls for each pair of receivers. Both feature tri–state outputs and wide common– mode input range. The receivers have a fail–safe feature which forces a logic “1” output when receiver inputs are left floating. Both are available in 16–pin plastic DIP and SOIC packages. RI1B RI1A RO1 EN RO2 RI2A RI2B GND 1 2 3 4 5 6 7 8 SP488 1 4 16 15 14 13 12 VCC RI4B RI4A RO4 EN RO3 RI3A RI3B RI1B RI1A RO1 EN1/EN2 RO2 RI2A RI2B GND 1 2 3 4 5 6 7 8 SP489 1 4 16 15 14 13 12 VCC RI4B RI4A RO4 EN3/EN4 RO3 RI3A RI3B 2 3 11 10 9 2 3 11 10 9 SP488/489 Quad RS-485/RS-422 Line Receivers © Copyright 2000 Sipex Corporation 1 ABSOLUTE MAXIMUM RATINGS These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. VCC ............................................................................................ +7V Input Voltages Logic ............................................................. –0.5V to (VCC +0.5V) Receiver ............................................................................... ±14V Receiver Output Voltage ................................. –0.5V to (VCC +0.5V) Input Currents Logic .................................................................................. ±25mA Storage Temperature ............................................ –65°C to +150°C Power Dissipation Plastic DIP ........................................................................ 375mW (derate 7mW/°C above +70°C) Small Outline .................................................................... 375mW (derate 7mW/°C above +70°C) Lead Temperature (soldering, 10 sec) ................................... 300°C SPECIFICATIONS VCC = 5V±5%; typicals at 25°C; TMIN ≤ TA ≤ TMAX unless otherwise noted. PARAMETER DC CHARACTERISTICS Digital Inputs Voltage VIL VIH Input Current RECEIVER INPUTS Input Resistance Differential Input Threshold Input Current (A, B) MIN. TYP. MAX. UNIT CONDITIONS EN, EN, EN1/EN2, EN3/EN4 0.8 2.0 ±2 Volts Volts µA 0V ≤ VIN ≤ VCC 12 –0.2 +0.2 +1.0 –0.8 kOhm Volts mA mA Mbps Maximum Data Rate 10 RECEIVER OUTPUTS Output Voltage VOH 3.5 VOL 0.4 High Impedance Output Current ±1 POWER REQUIREMENTS Supply Voltage 4.75 5.00 5.25 Supply Current 1 5 ENVIRONMENTAL AND MECHANICAL Operating Temperature –C 0 +70 –E –40 +85 Storage Temperature –65 +150 Package –_S 16–pin Plastic DIP –_T 16–pin SOIC –7V ≤ VCM ≤ 12V –7V ≤ VCM ≤ 12V VCC = 0V or 5.25V; IIN2 VIN = +12V VIN = –7V V V µA Volts mA VCC = maximum; 0.4V ≤ VO ≤ 2.4V IO = –4mA; VID = +0.2V IO = +4mA; VID = –0.2V No load °C °C °C SP488/489 Quad RS-485/RS-422 Line Receivers © Copyright 2000 Sipex Corporation 2 100pF EN A DI DRIVER B 54Ω 100pF EN 1/4 SP486 1/4 SP488 RCVR ROn CL S1 RCVR CL 1kΩ S2 1kΩ VCC Figure 1. Timing Test Circuit Figure 2. Enable/Disable Timing Test Circuit SP488 PINOUT Pin 1 — RI1B — Receiver 1 input B. Pin 2 — RI1A — Receiver 1 input A. Pin 3 — RO1 — Receiver 1 Output — If Receiver 1 output is enabled, if RI1A > RI1B by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if RI1A < RI1B by 200mV, Receiver 1 output is low. Pin 4 — EN — Receiver Output Enable. Please refer to SP488 Truth Table (1). Pin 5 — RO2 — Receiver 2 Output — If Receiver 2 output is enabled, if RI2A > RI2B by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if RI2A < RI2B by 200mV, Receiver 2 output is low. PINOUT Pin 6 — RI2A — Receiver 2 input A. Pin 7 — RI2B — Receiver 2 input B. Pin 8 — GND — Digital Ground. Pin 9 — RI3B — Receiver 3 input B. Pin 10 — RI3A — Receiver 3 input A. Pin 11 — RO3 — Receiver 3 Output — If Receiver 3 output is enabled, if RI3A > RI3B by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if RI3A < RI3B by 200mV, Receiver 3 output is low. Pin 12 — EN — Receiver Output Enable. Please refer to SP488 Truth Table (1). RI1B RI1A RO1 EN RO2 RI2A RI2B GND 1 2 3 4 5 6 7 8 SP488 1 4 16 15 14 13 12 VCC RI4B RI4A RO4 EN RO3 RI3A RI3B RI1B RI1A RO1 EN1/EN2 RO2 RI2A RI2B GND 1 2 3 4 5 6 7 8 SP489 1 4 16 15 14 13 12 VCC RI4B RI4A RO4 EN3/EN4 RO3 RI3A RI3B 2 3 11 10 9 2 3 11 10 9 SP488/489 Quad RS-485/RS-422 Line Receivers © Copyright 2000 Sipex Corporation 3 Pin 13 — RO4 — Receiver 4 Output — If Receive.


SP488E SP489 SP489A


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)