(PDF) 7201 Datasheet PDF | Integrated Device Technology





7201 Datasheet PDF

Part Number 7201
Description FIFO / Microcircuit
Manufacture Integrated Device Technology
Total Page 17 Pages
PDF Download Download 7201 Datasheet PDF

Features: Datasheet pdf REVISIONS LTR DESCRIPTION DATE APPROVED A Removed vendor CAGE 61772 as source of supply for case outline letter Z, t he F-11A package. Added case outline le tters U and T, F-11 and D-15 to the dra wing. Editorial changes throughout. Cha nges in accordance with NOR 5962-R042-9 5. Updated boilerplate to reflect curre nt requirements. Corrections to pages 4 , 5, 8 and timing waveforms. - glg 199 0 OCT 04 M. A. Frye B C 94-12-15 01- 01-17 M. A. Frye Raymond Monnin THE O RIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED. REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A C 15 C 16 RE V SHEET PREPARED BY Kenneth Rice CHECKE D BY Ray Monnin C 1 C 2 C 3 C 4 C 5 C 6 C 7 C 8 C 9 C 10 C 11 C 12 C 13 C 14 DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS , OHIO 43216 STANDARD MICROCIRCUIT DRA WING THIS DRAWING IS AVAILABLE FOR USE BY All DEPARTMENTS APPROVED BY Michael . A. Frye MICROCIRCUITS, MEMORY, DIGIT AL, CMOS, PARALLEL 512 X 9 FIFO, MONOLI THIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE AMSC N/.

Keywords: 7201, datasheet, pdf, Integrated Device Technology, FIFO, /, Microcircuit, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

7201 datasheet
REVISIONS
LTR DESCRIPTION
DATE
A
Removed vendor CAGE 61772 as source of supply for case outline
1990 OCT 04
letter Z, the F-11A package. Added case outline letters U and T, F-11
and D-15 to the drawing. Editorial changes throughout.
B Changes in accordance with NOR 5962-R042-95.
94-12-15
C
Updated boilerplate to reflect current requirements. Corrections to
01-01-17
pages 4, 5, 8 and timing waveforms. - glg
APPROVED
M. A. Frye
M. A. Frye
Raymond Monnin
THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.
REV
SHEET
REV
C
SHEET
15
REV STATUS
OF SHEETS
C
16
PMIC N/A
STANDARD
MICROCIRCUIT
DRAWING
REV
SHEET
CCCCCCCCCCCCC C
1 2 3 4 5 6 7 8 9 10 11 12 13 14
PREPARED BY
Kenneth Rice
CHECKED BY
Ray Monnin
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
THIS DRAWING IS AVAILABLE APPROVED BY
FOR USE BY All DEPARTMENTS Michael. A. Frye
MICROCIRCUITS, MEMORY, DIGITAL,
CMOS, PARALLEL 512 X 9 FIFO,
MONOLITHIC SILICON
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
DRAWING APPROVAL DATE
23 May 1988
AMSC N/A
REVISION LEVEL
C
SIZE
A
CAGE CODE
67268
5962-87531
SHEET
1 OF 16
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E172-01

7201 datasheet
1. SCOPE
1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in
accordance with MIL-PRF-38535, appendix A.
1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:
5962-87531
|
|
|
Drawing number
01
|
|
|
Device type
(see 1.2.1)
X
|
|
|
Case outline
(see 1.2.2)
X
|
|
|
Lead finish
(see 1.2.3)
1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:
Device type
Generic number
Circuit
Access time
01
7201
512 X 9-bit parallel FIFO
30 ns
02
7201
512 X 9-bit parallel FIFO
50 ns
03
7201
512 X 9-bit parallel FIFO
80 ns
1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835, and as follows:
Outline letter
Descriptive designator
Terminals
Package style
X
GDIP1-T28 or CDIP2-T28
28
Y
CQCC1-N32
32
Z
CDFP3-F28
28
U GDFP2-F28 28
T
GDIP4-T28 or CDIP3-T28
28
dual-in-line package
rectangular chip carrier
flat package
flat package
dual-in-line package
1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
1.3 Absolute maximum ratings. 1/
Supply voltage range (VCC).................................................. -0.5 V dc to +7.0 V dc
DC output current (IOUT)....................................................... 50 mA
Ambient storage temperature .............................................. -65GC to +150GC
Temperature under bias ....................................................... -55GC to +125GC
Thermal resistance, junction-to-case "( JC) .......................... See MIL-STD-1835
Maximum power dissipation (PD):......................................... 1.0 W 2/
1.4 Recommended operating conditions. 1/
Supply voltage range (VCC)...................................................
Ground voltage (VSS) ............................................................
Minimum high level input voltage (VIH) .................................
Maximum low level input voltage (VIL) .................................
Case operating temperature range (TC) ...............................
Rise time ..............................................................................
Fall time................................................................................
+4.5 V dc to +5.5 V dc
0 V dc
2.0 V dc
0.8 V dc
-55GC to +125GC
5 ns
5 ns
1/ All voltages referenced to VSS.
2/ Must withstand the added PD due to short circuit test; e.g., IOS.
STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000
DSCC FORM 2234
APR 97
SIZE
A
REVISION LEVEL
C
5962-87531
SHEET
2




Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)