GM71VS18160CL Datasheet (data sheet) PDF





GM71VS18160CL Datasheet, (GM71VS18160CL / GM71VS18160C) 1M x 16-Bit CMOS DRAM

GM71VS18160CL   GM71VS18160CL  

Search Keywords: GM71VS18160CL, datasheet, pdf, Hynix Semiconductor, GM71VS18160CL, /, GM71VS18160C, 1M, x, 16-Bit, CMOS, DRAM, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

GM71V18160C GM71VS18160CL 1,048,576 WORD S x 16 BIT CMOS DYNAMIC RAM Descriptio n The GM71V(S)18160C/CL is the new gene ration dynamic RAM organized 1,048,576 x 16 bit. GM71V(S)18160C/CL has realize d higher density, higher performance an d various functions by utilizing advanc ed CMOS process technology. The GM71V(S )18160C/CL offers Fast Page Mode as a h igh speed access mode. Multiplexed addr ess inputs permit the GM71V(S)18160C/CL to be packaged in standard 400 mil 42p in plastic SOJ, and standard 400mil 44( 50)pin plastic TSOP II. The package siz e provides high system bit densities an d is compatible with widely available a utomated testing and inse

GM71VS18160CL Datasheet, (GM71VS18160CL / GM71VS18160C) 1M x 16-Bit CMOS DRAM

GM71VS18160CL   GM71VS18160CL  
rtion equipment. Features * 1,048,576 W ords x 16 Bit Organization * Fast Page Mode Capability * Single Power Supply ( 3V+/-0.3V) * Fast Access Time & Cycle T ime (Unit: ns) tRAC tCAC GM71V(S)1816 0C/CL-5 GM71V(S)18160C/CL-6 GM71V(S)181 60C/CL-7 50 60 70 13 15 18 tRC 90 110 130 tPC 35 40 45 Pin Configuration 42 SOJ VCC I/O0 I/O1 I/O2 I/O3 VCC I/O4 I /O5 I/O6 I/O7 NC NC WE RAS NC NC A0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 * Low Power Active : 684/612/540/468mW (MAX) Standby : 7.2m W (CMOS level : MAX) 0.54mW (L-version : MAX) * RAS Only Refresh, CAS before R AS Refresh, Hidden Refresh Capability * All inputs and outputs TTL Compatible * 1024 Refresh Cycles/16ms * 1024 Refre sh Cycles/128ms (L-version) * Self Refr esh Operation (L-version) * Battery Bac k Up Operation (L-version) * 2 CAS byte Control 44(50) TSOP II VSS I/O15 I/O1 4 I/O13 I/O12 VSS I/O11 I/O10 I/O9 I/O8 NC LCAS UCAS OE A9 A8 A7 A6 A5 A4 VSS NC NC WE RAS A11 A10 A0 A1 A2 A3 VCC 15 16 17 18 19 20 21 22 23 24 25 36 35 34 33 32 31 30 29 28 27 26 VCC I/O0 I/O1 I/O2 I/O3 VCC I/O4 I/O5 I/O6 I/O7 NC 1 2 3 4 5 6 7 8 9 10 11 50 49 48 47 46 45 44 43 42 41 40 VSS I/O15 I/O14 I/O 13 I/O12 VSS I/O11 I/O10 I/O9 I/O8 NC m o c . u 4 t e e h s a t a .d w w w 16 17 A1 A2 A








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)