Features
General
Based on the ARM® SC100™ SecurCore™ 32-bit RISC Processor Two Instruction Sets
– ARM High-performance 32-bit Instruction Set – Thumb® High-code-density 16-bit Instruction Set 4-Gbyte Linear Address Space Von Neumann Load/Store Architecture – Single 32-bit Data Bus for Instructions and Data 3-stage Pipeline Architecture ...
