MB86943B

FUJITSU SEMICONDUCTOR DATA SHEET w . U 4 t Microprocessor SPARClite e e h CMOS S a t a D Peripherals for SPARClite . w w m o c DS07-05604-1E MB86943B s DESCRIPTION The MB86943B is a bus bridge that allows high-speed [data] transfers between the host processor (SPARClite* Family) and the PCI-bus. This bridge chip enables SPARClite (host CPU) access in program mode (direct master operation) to devices on a PCI bus. Also, the SPARClite host can invoke the built-in DMA function on the bridge chip to allow access to devices on the PCI bus. Access from the PCI side to devices on the SPARClite bus (SL bus) is enabled by using the bridge chip slave operation function. The DMA function can be started up from the SL-bus side. The MB86943B supports Door Bell functions and Mail Box function as well. * : SPARClite is a trademark of SPARC International, Inc. in the United States. Fujitsu Microelectronics, Inc. has been granted permission to use the trademark. s FEATURES Key hardware features Functions for SL-bus to PCI slave (possible to work in program mode) Functions for PCI-bus to SL-bus slave (possible to work in program mode) Two-channel DMA functions (between the SL-bus and the PCI-bus) Functions to access the SL-bus’s external areas (ECS0 through ECS2) Interrupt communication functions between the SL-bus and the PCI-bus by use of Door Bell and Mail Box. s PACKAGE w w w .D t a S a e h t e U 4 .c m o (Continued) 352-pin Plastic BGA (BGA-352P-M03) w w...