(FAS216x / FAS236x) Fast Architecture SCSI Processor
w
w
at .D w Features
s s s s s s s
U 4 t e e FAS216/216U/236/236U h aS Fast Architecture SCSI Processor
Data Sheet
s ...
Description
w
w
at .D w Features
s s s s s s s
U 4 t e e FAS216/216U/236/236U h aS Fast Architecture SCSI Processor
Data Sheet
s s s s s s s s s s
m o .c
QLogic Corporation
Host application and 16-bit peripheral application support Compliance with ANSI SCSI standard X3.131-1994 Compliance with ANSI SCSI configured automatically (SCAM) protocol levels 1 and 2 Compliance with ANSI X3T10/855D SCSI-3 parallel interface (SPI) standard Compliance with ANSI X3T10/1071D Fast-20 standard Asynchronous data transfers up to 7 Mbytes/sec Synchronous data transfers up to 5 Mbytes/sec (normal SCSI), 10 Mbytes/sec (fast SCSI), and 20 Mbytes/sec (Ultra SCSI) Ì Programmable synchronous transfer period Ì Programmable synchronous transfer offsets up to 15 bytes
DB BUS
w
PAD BUS NOTE:
w
REGISTER BUS (IN)
.D w
COMMAND TRANSFER COUNTER
TRANSFER COUNT
SEL/RESEL BUS ID SEL/RESEL TIMEOUT
INTERRUPT
STATUS SEQUENCERS SEQUENCE STEP SCSI CONTROL
REGISTER BUS (OUT)
t a
S a
e h
24-bit transfer counter Initiator and target modes Differential driver protection (DIFFSENS) Direct memory access (DMA) burst transfer rate up to 20 Mbytes/sec Pipelined command structure 16-byte data FIFO between DMA and SCSI channels Parity pass-through on FIFO data Part-unique ID code On-chip, single-ended SCSI transceivers (48-mA drivers) Clock rates up to 40 MHz
t e
U 4
.c
m o
SCSI DATA
FIFO
SYNC PERIOD SYNC OFFSET/ SYNC ASSERT/ SYNC DEASSERT CLOCK CONVERSION CONFIGURATION TEST (SCAM)
SCAM APPLIES TO THE FAS216U ...
Similar Datasheet