RDS / RBDS decoder
w
w
t e RDS h /e RBDS decoder S a BU1924 at / BU1924F / BU1924FS .D w
Audio ICs
4U
m o .c
BU1924 / BU1924F / BU192...
Description
w
w
t e RDS h /e RBDS decoder S a BU1924 at / BU1924F / BU1924FS .D w
Audio ICs
4U
m o .c
BU1924 / BU1924F / BU1924FS
The BU1924, BU1924F and BU1924FS are RDS / RBDS decoders that employ a digital PLL and have a built-in anti-aliasing filter and an eight-stage BPF (switched-capacitor filter). Linear CMOS circuitry is used for low power consumption.
zApplications RDS / RBDS compatible FM receivers for American and European markets, car stereos, high-fidelity stereo systems and components, and FM pagers.
zFeatures 1) Low current. 2) Two-stage anti-aliasing filter (LPF). 3) 57kHz band-pass filter. 4) DSB demodulation (digital PLL). 5) Quality indication output for demodulated data.
zAbsolute maximum ratings (Ta = 25°C)
Parameter Power supply voltage Maximum input voltage Maximum output voltage Symbol VDD
Limits
VMax. IMax.
Power dissipation
Pd
Operating temperature Storage temperature
∗1 Reduced by 10.0mW for each increase in Ta of 1°C over 25°C.(BU1924) ∗2 Reduced by 3.0mW for each increase in Ta of 1°C over 25°C.(BU1924F) ∗3 Reduced by 5.0mW for each increase in Ta of 1°C over 25°C.(BU1924FS)
zRecommended operating conditions (Ta = 25°C)
Parameter Power supply voltage Symbol VDD1 VDD2 Min. 2.7 2.7 Typ. − − Max. 5.5 5.5 Unit V V
w
w
w
Topr Tstg
t a .D
−0.3~+7.0 ±4.0
−0.3~VDD+0.3
S a
e h
V V
U 4 t e
VDD1 VDD2 All input pins − − −
.c
m o
Unit
Conditions
mA
All output pins
300∗2(BU1924F) −40~+85
1000∗1(BU1924)
mW °C °C
500∗3(BU1924FS) −55~+125
...
Similar Datasheet