HMOS Microprocessor. 8086 Datasheet

8086 Microprocessor. Datasheet pdf. Equivalent

Part 8086
Description 16-Bit HMOS Microprocessor
Feature 8086 16-BIT HMOS MICROPROCESSOR 8086/8086-2/8086-1 Y Direct Addressing Capability 1 MByte of Memory.
Manufacture Intel
Datasheet
Download 8086 Datasheet



8086
8086
16-BIT HMOS MICROPROCESSOR
8086/8086-2/8086-1
Y Direct Addressing Capability 1 MByte
of Memory
Y Architecture Designed for Powerful
Assembly Language and Efficient High
Level Languages
Y 14 Word, by 16-Bit Register Set with
Symmetrical Operations
Y 24 Operand Addressing Modes
Y Bit, Byte, Word, and Block Operations
Y 8 and 16-Bit Signed and Unsigned
Arithmetic in Binary or Decimal
Including Multiply and Divide
Y Range of Clock Rates:
5 MHz for 8086,
8 MHz for 8086-2,
10 MHz for 8086-1
Y MULTIBUS System Compatible
Interface
Y Available in EXPRESS
Standard Temperature Range
Extended Temperature Range
Y Available in 40-Lead Cerdip and Plastic
Package
(See Packaging Spec. Order 231369)
The Intel 8086 high performance 16-bit CPU is available in three clock rates: 5, 8 and 10 MHz. The CPU is
implemented in N-Channel, depletion load, silicon gate technology (HMOS-III), and packaged in a 40-pin
CERDIP or plastic package. The 8086 operates in both single processor and multiple processor configurations
to achieve high performance levels.
Figure 1. 8086 CPU Block Diagram
231455 – 1
40 Lead
231455 – 2
Figure 2. 8086 Pin
Configuration
September 1990
Order Number: 231455-005



8086
8086
Table 1. Pin Description
The following pin function descriptions are for 8086 systems in either minimum or maximum mode. The ‘‘Local
Bus’’ in these descriptions is the direct multiplexed bus interface connection to the 8086 (without regard to
additional bus buffers).
Symbol
AD15 – AD0
A19/S6,
A18/S5,
A17/S4,
A16/S3
BHE/S7
RD
Pin No.
2–16, 39
35 – 38
34
32
Type
I/O
O
O
O
Name and Function
ADDRESS DATA BUS: These lines constitute the time multiplexed
memory/IO address (T1), and data (T2, T3, TW, T4) bus. A0 is
analogous to BHE for the lower byte of the data bus, pins D7 – D0. It is
LOW during T1 when a byte is to be transferred on the lower portion
of the bus in memory or I/O operations. Eight-bit oriented devices tied
to the lower half would normally use A0 to condition chip select
functions. (See BHE.) These lines are active HIGH and float to 3-state
OFF during interrupt acknowledge and local bus ‘‘hold acknowledge’’.
ADDRESS/STATUS: During T1 these are the four most significant
address lines for memory operations. During I/O operations these
lines are LOW. During memory and I/O operations, status information
is available on these lines during T2, T3, TW, T4. The status of the
interrupt enable FLAG bit (S5) is updated at the beginning of each
CLK cycle. A17/S4 and A16/S3 are encoded as shown.
This information indicates which relocation register is presently being
used for data accessing.
These lines float to 3-state OFF during local bus ‘‘hold acknowledge.’’
A17/S4
0 (LOW)
0
1 (HIGH)
1
S6 is 0
(LOW)
A16/S3
0
1
0
1
Characteristics
Alternate Data
Stack
Code or None
Data
BUS HIGH ENABLE/STATUS: During T1 the bus high enable signal
(BHE) should be used to enable data onto the most significant half of
the data bus, pins D15 – D8. Eight-bit oriented devices tied to the upper
half of the bus would normally use BHE to condition chip select
functions. BHE is LOW during T1 for read, write, and interrupt
acknowledge cycles when a byte is to be transferred on the high
portion of the bus. The S7 status information is available during T2,
T3, and T4. The signal is active LOW, and floats to 3-state OFF in
‘‘hold’’. It is LOW during T1 for the first interrupt acknowledge cycle.
BHE
A0
Characteristics
0 0 Whole word
0 1 Upper byte from/to odd address
1 0 Lower byte from/to even address
1 1 None
READ: Read strobe indicates that the processor is performing a
memory or I/O read cycle, depending on the state of the S2 pin. This
signal is used to read devices which reside on the 8086 local bus. RD
is active LOW during T2, T3 and TW of any read cycle, and is
guaranteed to remain HIGH in T2 until the 8086 local bus has floated.
This signal floats to 3-state OFF in ‘‘hold acknowledge’’.
2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)