DatasheetsPDF.com

ICS9FG107

Integrated Circuit Systems

Programmable FTG for Differential CPU

www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS9FG107 Programmable FTG for Differential CPU, PCI Express* & ...


Integrated Circuit Systems

ICS9FG107

File Download Download ICS9FG107 Datasheet


Description
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS9FG107 Programmable FTG for Differential CPU, PCI Express* & SATA Clocks Recommended Application: Pin Configuration Frequency Timing Generator for Differential CPU, PCI Express XIN/CLKIN & SATA clocks Features: Generates common CPU/PCI Express frequencies from 14.318 MHz or 25 MHz Crystal or reference input 7 - 0.7V current-mode differential output pairs 3 - 33MHz PCI outputs 1 - REFOUT Supports Serial-ATA at 100 MHz Two spread spectrum modes: 0 to -0.5 downspread and +/-0.25% centerspread Unused inputs may be disabled in either driven or Hi-Z state for power management. Key Specifications: Output cycle-to-cycle jitter for DIF outputs < 50 ps (<85ps @ 266 MHz) Output to output skew for DIF outputs < 85 ps +/-300 ppm frequency accuracy on output clocks w.D ata Sh Frequency Select Table SEL14M_25M# FS2 FS1 FS0 OUTPUT(MHz) (FS3) 0 0 0 0 100.00 0 0 0 1 125.00 0 0 1 0 133.33 0 0 1 1 166.67 0 1 0 0 200.00 0 1 0 1 266.66 0 1 1 0 333.33 0 1 1 1 400.00 1 0 0 0 100.00 1 0 0 1 125.00 1 0 1 0 133.33 1 0 1 1 166.67 1 1 0 0 200.00 1 1 0 1 266.66 1 1 1 0 333.33 1 1 1 1 400.00 X2 VDD GND *FS2/REFOUT GND *FS0/PCICLK_F PCICLK0 PCICLK1 VDD **OE_6 DIF_6 DIF_6# VDD GND **OE_5 DIF_5 DIF_5# VDD DIF_4 DIF_4# *OE_4 SDATA SCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 VDDA GNDA IREF *DWNSPRD# **FS1 *OE_0 DIF_0 DIF_0# VDD D...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)