Dual 2-to-4 Line Decoder
TC74HCT139AP/AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74HCT139AP, TC74HCT139AF
Dual 2-to-4 Line D...
Description
TC74HCT139AP/AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
TC74HCT139AP, TC74HCT139AF
Dual 2-to-4 Line Decoder
The TC74HCT139A is a high speed CMOS 2-to-4 LINE DECODER/DEMULTIPLEXER fabricated with silicon gate C2MOS technology.
It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.
This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.
The active low enable input can be used for gating or it can be used as a data input for demultiplexing applications.
When the enable input is held “H”, all four outputs are fixed at a high logic level independent of the other inputs.
All inputs are equipped with protection circuits against static discharge or transient excess voltage.
Features
High speed: tpd = 17 ns (typ.) at VCC = 5 V Low power dissipation: ICC = 4 μA (max) at Ta = 25°C Compatible with TTL outputs: VIH = 2 V (min)
VIL = 0.8 V (max) Wide interfacing ability: LSTTL, NMOS, CMOS Output drive capability: 10 LSTTL loads Symmetrical output impedance: |IOH| = IOL = 4 mA (min) Balanced propagation delays: tpLH ∼− tpHL Pin and function compatible with 74LS139
Pin Assignment
TC74HCT139AP TC74HCT139AF
Weight DIP16-P-300-2.54A SOP16-P-300-1.27A
: 1.00 g (typ.) : 0.18 g (typ.)
Start of commercial production
1988-05
1
2014-03-01
IEC Logic Symbol
TC74HCT139AP/AF
Truth Table
Input...
Similar Datasheet