CY7C1386B

www.DataSheet4U.com 86B CY7C1386B CY7C1387B 512K x 36/1M x 18 Pipelined DCD SRAM Features Fast clock speed: 200, 167, 150, 133 MHz Provide high-performance 3-1-1-1 access rate Fast OE access times: 3.0, 3.4, 3.8, and 4.2 ns Optimal for depth expansion 3.3V (–5% / +10%) power supply Common data inputs and data outputs Byte Write Enable and Global Write control Double-cycle deselect Chip enable for address pipeline Address, data, and control registers Internally self-timed Write cycle Burst control pins (interleaved or linear burst sequence) Automatic power-down available using ZZ mode or CE deselect High-density, high-speed packages JTAG boundary scan for BGA packaging version Automatic power down available using ZZ mode or CE deselect registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, data inputs, address-pipelining Chip Enables (CEs), burst control inputs (ADSC, ADSP, and ADV), Write Enables (BWa, BWb, BWc, BWd and BWE), and Global Write (GW). Asynchronous inputs include the Output Enable (OE) and burst mode control (MODE). DQa,b,c,d and DPa,b,c,d apply to CY7C1386B and DQa,b and DPa,b apply to CY7C1387B. a, b, c, and d each are 8 bits wide in the case of DQ and 1 bit wide in the case of DP. Addresses and chip enables are registered with either Address Status Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can be internally generated as con...