DatasheetsPDF.com

DR3102 Dataheets PDF



Part Number DR3102
Manufacturers RF Monolithics
Logo RF Monolithics
Description Transceiver Module
Datasheet DR3102 DatasheetDR3102 Datasheet (PDF)

www.DataSheet4U.com ® · Designed for Short-Range Wireless Data Communications · Supports 2.4-19.2 kbps Encoded Data Transmissions · 3 V, Low Current Operation plus Sleep Mode · Ready to Use OEM Module The DR3102 transceiver module is ideal for short-range wireless data applications where robust operation, small size and low power consumption are required. The DR3102 utilizes RFM’s TR3002 amplifier-sequenced hybrid (ASH) architecture to achieve this unique blend of characteristics. The receiver.

  DR3102   DR3102


Document
www.DataSheet4U.com ® · Designed for Short-Range Wireless Data Communications · Supports 2.4-19.2 kbps Encoded Data Transmissions · 3 V, Low Current Operation plus Sleep Mode · Ready to Use OEM Module The DR3102 transceiver module is ideal for short-range wireless data applications where robust operation, small size and low power consumption are required. The DR3102 utilizes RFM’s TR3002 amplifier-sequenced hybrid (ASH) architecture to achieve this unique blend of characteristics. The receiver section of the TR3002 is sensitive and stable. A wide dynamic range log detector provides robust performance in the presence of on-channel interference or noise. Two stages of SAW filtering provide excellent receiver out-of-band rejection. The transmitter includes provisions for both on-off keyed (OOK) and amplitude-shift keyed (ASK) modulation. The transmitter employs SAW filtering to suppress output harmonics, facilitating compliance with FCC Part 15 and similar regulations. The DR3102 includes the TR3002 plus all configuration components in a ready-to-use PCB assembly, excellent for prototyping and intermediate volume production runs. Absolute Maximum Ratings Rating Power Supply and All Input/Output Pins Non-Operating Case Temperature Soldering Temperature (10 seconds) Value -0.3 to +4.0 -50 to +100 230 Units V o o DR3102 418.00 MHz Transceiver Module C C Electrical Characteristics, 2.4 kbps On-Off Keyed Characteristic Operating Frequency Modulation Type Data Rate Receiver Performance (OOK @ 2.4 kbps) Input Current, 3 Vdc Supply Input Signal for 10 BER, 25 °C Rejection, ±30 MHz Transmitter Performance (OOK @ 2.4 kbps) Peak Input Current, 3 Vdc Supply Peak Output Power Turn On/Turn Off Time Sleep to Receive Switch Time (100 ms sleep, -85 dBm signal) Sleep Mode Current Transmit to Receive Switch Time (100 ms transmit, -85 dBm signal) Receive to Transmit Switch Time Power Supply Voltage Range Operating Ambient Temperature ITP PO tON/tOFF tSR IS tTOR tRTO VCC TA 2.7 -40 200 0.75 200 12 3.5 +85 1.2 12/6 12 mA mW µs µs µA µs µs Vdc o -4 Sym fO Notes Minimum 417.80 Typical Maximum 418.20 Units MHz OOK 2.4 kbps IR -100 RREJ 55 4.5 mA dBm dB C 1 www.DataSheet4U.com D R 3 1 0 2 S c h e m a tic R F IO (1 3 ) R F G N D (1 4 ) C 1 C 6 C T R 0 (1 2 ) C T R 1 (1 1 ) V C C + C 4 C 5 R 1 R 2 R 3 R 8 (9 ) 2 0 L 1 1 1 A S H T r a n s c e iv e r L 2 1 1 0 R 4 L P F A D J (8 ) C 3 C 2 R 5 R 6 G N D (6 , 7 , 1 0 ) R X B B O (3 ) A G C /V C C (1 ) P K D E T (2 ) T X IN (5 ) R X D A T A (4 ) D R 3 1 0 2 P in O u t R F G N D 1 4 A G C /V C C P K D E T R X B B O R X D A T A T X IN 5 6 7 4 8 3 2 1 R F IO 1 3 1 2 1 1 1 0 9 C T R 0 C T R 1 G N D V C C L P F A D J .7 0 D R 3 1 0 2 O u tlin e D r a w in g .3 0 .8 0 .2 0 .1 6 5 .1 0 D im e n s io n s in in c h e s 2 www.DataSheet4U.com Pin Descriptions Pin Name Description This pin is connected directly to the transceiver AGCCAP pin. To disable AGC operation, this pin is tied to VCC. To enable AGC operation, a capacitor is placed between this pin and ground. This pin controls the AGC reset operation. A capacitor between this pin and ground sets the minimum time the AGC will hold-in once it is engaged. The hold-in time is set to avoid AGC chattering. For a given hold-in time tAGH, the capacitor value CAGC is: CAGC = 19.1* tAGH, where tAGH is in µs and CAGC is in pF A ±10% ceramic capacitor should be used at this pin. The value of CAGC given above provides a hold-in time between tAGH and 2.65* tAGH, depending on operating voltage, temperature, etc. The hold-in time is chosen to allow the AGC to ride through the longest run of zero bits that can occur in a received data stream. The AGC hold-in time can be greater than the peak detector decay time, as discussed below. However, the AGC hold-in time should not be set too long, or the receiver will be slow in returning to full sensitivity once the AGC is engaged by noise or interference. The use of AGC is optional when using OOK modulation with data pulses of at least 30 µs. Active or latched AGC operation is required for ASK modulation and/or for data pulses of less than 30 µs. The AGC can be latched ON once engaged by connecting a 150 K resistor between this pin and ground, instead of a capacitor. AGC operation depends on a functioning peak detector, as discussed below. The AGC capacitor is discharged in the transceiver power-down (sleep) mode and in the transmit modes. Note that provisions are made on the circuit board to install a jumper between this pin and the junction of C2 and L3. Installing the jumper allows either this pin or Pin 7 to be used for the Vcc supply when AGC operation is not required. This pin is connected directly to the transceiver PKDET pin. This pin controls the peak detector operation. A capacitor between this pin and ground sets the peak detector attack and decay times, which have a fixed 1:1000 ratio. For most applications, the attack time constant should be set to 6.4 ms with a 0.027 µF capac.


DR3101 DR3102 DR3103


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)