Switching Regulator. LM26001 Datasheet

LM26001 Regulator. Datasheet pdf. Equivalent

Part LM26001
Description Switching Regulator
Feature www.DataSheet4U.com LM26001 1.5A Switching Regulator with High Efficiency Sleep Mode PRELIMINARY M.
Manufacture National Semiconductor
Datasheet
Download LM26001 Datasheet

www.DataSheet4U.com LM26001 1.5A Switching Regulator with H LM26001 Datasheet
Product Folder Sample & Buy Technical Documents Tools & S LM26001 Datasheet
Product Folder Sample & Buy Technical Documents Tools & S LM26001-Q1 Datasheet
LM26001B 1.5A Switching Regulator with High Efficiency Sleep LM26001B Datasheet
LM26001B www.ti.com SNVS491B – MAY 2007 – REVISED APRIL 20 LM26001B Datasheet
Recommendation Recommendation Datasheet LM26001 Datasheet




LM26001
www.DataSheet4U.com
PRELIMINARY
May 2006
LM26001
1.5A Switching Regulator with High Efficiency Sleep
Mode
General Description
The LM26001 is a switching regulator designed for the high
efficiency requirements of applications with stand-by modes.
The device features a low-current sleep mode to maintain
efficiency under light-load conditions and current-mode con-
trol for accurate regulation over a wide input voltage range.
Quiescent current is reduced to 10 µA typically in shutdown
mode and less than 40 µA in sleep mode. Forced PWM
mode is also available to disable sleep mode.
The LM26001 can deliver up to 1.5A of continuous load
current with a fixed current limit, through the internal
N-channel switch. The part has a wide input voltage range of
4.0V to 38V and can operate with input voltages as low as
3V during line transients.
Operating frequency is adjustable from 150 kHz to 500 kHz
with a single resistor and can be synchronized to an external
clock.
Other features include Power good, adjustable soft-start,
enable pin, input under-voltage protection, and an internal
bootstrap diode for reduced component count.
Features
n High efficiency sleep mode
n 40 µA typical Iq in sleep mode
n 10 µA typical Iq in shutdown mode
n 3.0V minimum input voltage
n 4.0V to 38V continuous input range
n 1.5% reference accuracy
n Cycle-by-cycle current limit
n Adjustable Frequency (150 kHz to 500 kHz)
n Synchronizable to an external clock
n Power Good Flag
n Forced PWM function
n Adjustable Soft-start
n TSSOP-16 exposed pad package
n Thermal Shut Down
Applications
n Automotive Telematics
n Navigation systems
n In-Dash Instrumentation
n Battery Powered Applications
n Stand-by power for home gateways/set-top boxes
Typical Application Circuit
© 2006 National Semiconductor Corporation DS201794
20179401
www.national.com



LM26001
Connection Diagram
Top View
16-Lead Plastic TSSOP
20179402
Ordering Information
Order Number
LM26001MXA
LM26001MXAX
Package Type
TSSOP-16EXP
TSSOP-16EXP
Package Drawing
MXA16A
MXA16A
Package Marking
LM26001EM
LM26001EM
Supplied As
92 Units of Rail
2500 Units of Tape and Reel
Pin Descriptions
Pin #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
EP
Pin Name
VIN
VIN
PGOOD
EN
SS
COMP
FB
GND
FREQ
FPWM
SYNC
VBIAS
VDD
BOOT
SW
SW
EP
Description
Power supply input
Power supply input
Power Good pin. An open drain output which goes high when the output voltage is greater than
92% of nominal.
Enable is an analog level input pin. When pulled below 0.8V, the device enters shutdown
mode.
Soft-start pin. Connect a capacitor from this pin to GND to set the soft-start time.
Compensation pin. Connect to a resistor capacitor pair to compensate the control loop.
Feedback pin. Connect to a resistor divider between Vout and GND to set output voltage.
Ground
Frequency adjust pin. Connect a resistor from this pin to GND to set the operating frequency.
FPWM is a logic level input pin. For normal operation, connect to GND. When pulled high,
sleep mode operation is disabled.
Frequency synchronization pin. Connect to an external clock signal for synchronized operation.
SYNC must be pulled low for non-synchronized operation.
Connect to an external 3V or greater supply to bypass the internal regulator for improved
efficiency. If not used, VBIAS should be tied to GND.
The output of the internal regulator. Bypass with a minimum 1.0 µF capacitor.
Bootstrap capacitor pin. Connect a 0.1µF minimum ceramic capacitor from this pin to SW to
generate the gate drive bootstrap voltage.
Switch pin. The source of the internal N-channel switch.
Switch pin. The source of the internal N-channel switch.
Exposed Pad thermal connection. Connect to GND.
www.national.com
2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)