DatasheetsPDF.com

CY29943 Dataheets PDF



Part Number CY29943
Manufacturers Cypress Semiconductor
Logo Cypress Semiconductor
Description 1:18 Clock Distribution Buffer
Datasheet CY29943 DatasheetCY29943 Datasheet (PDF)

www.DataSheet4U.com CY29943 2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer Features • • • • • • • • • • 200-MHz clock support 2.5V or 3.3V operation LVPECL clock input LVCMOS-/LVTTL-compatible inputs 18 clock outputs: drive up to 36 clock lines 200 ps max. output-to-output skew Output Enable control Pin compatible with MPC942P Available in Industrial and Commercial 32-pin LQFP package Description The CY29943 is a low-voltage 200-MHz clock distribution buffer with an LVPECL-compatible inpu.

  CY29943   CY29943



Document
www.DataSheet4U.com CY29943 2.5V or 3.3V 200-MHz 1:18 Clock Distribution Buffer Features • • • • • • • • • • 200-MHz clock support 2.5V or 3.3V operation LVPECL clock input LVCMOS-/LVTTL-compatible inputs 18 clock outputs: drive up to 36 clock lines 200 ps max. output-to-output skew Output Enable control Pin compatible with MPC942P Available in Industrial and Commercial 32-pin LQFP package Description The CY29943 is a low-voltage 200-MHz clock distribution buffer with an LVPECL-compatible input clock. All other control inputs are LVCMOS-/LVTTL-compatible. The eighteen outputs are 2.5V or 3.3V LVCMOS- or LVTTL-compatible and can drive 50Ω series or parallel terminated transmission lines. For series terminated transmission line, each output can drive one or two traces giving the device an effective fanout of 1:36. Low output-to-output skews make the CY29943 an ideal clock distribution buffer for nested clock trees in the most demanding of synchronous systems. Block Diagram Pin Configuration Q0 Q1 Q2 VDD Q3 Q4 Q5 VSS VSS VSS OE NC PECL_CLK PECL_CLK# VDD VDD 1 2 3 4 5 6 7 8 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VDD PECL_CLK PECL_CLK# OE 18 Q0-Q17 CY29943 Q6 Q7 Q8 VDD Q9 Q10 Q11 VSS Cypress Semiconductor Corporation Document #: 38-07285 Rev. *C • 3901 North First Street • San Jose Q17 Q16 Q15 VSS Q14 Q13 Q12 VDD 9 10 11 12 13 14 15 16 • CA 95134 • 408-943-2600 Revised December 21, 2002 CY29943 Pin Description[1] Pin 5 6 3 9, 10, 11, 13, 14, 15, 18, 19, 20, 22, 23, 24, 26, 27, 28, 30, 31, 32 7, 8, 16, 21, 29 1, 2, 12, 17, 25 4 Name PECL_CLK PECL_CLK# OE Q(17:0) VDD PWR I/O I, PU I, PD I, PU O PECL Input Clock PECL Input Clock Output Enable. When HIGH, all the outputs are enabled. When set LOW, the outputs are at high impedance. Clock Outputs Description VDD VSS NC 3.3V or 2.5V Power Supply Common Ground No Connection Note: 1. PD = internal pull-down, PU = internal pull-up. Document #: 38-07285 Rev. *C Page 2 of 7 CY29943 Maximum Ratings[2] Maximum Input Voltage Relative to VSS: ............. VSS – 0.3V Maximum Input Voltage Relative to VDD:............. VDD + 0.3V Storage Temperature: ................................ –65°C to + 150°C Operating Temperature: ................................ –40°C to +85°C Maximum ESD protection ............................................... 2 kV Maximum Power Supply: ................................................5.5V Maximum Input Current: ............................................±20 mA This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range: VSS < (Vin or Vout) < VDD. Unused inputs must always be tied to an appropriate logic voltage level (either VSS or VDD). DC Parameters (VDD = 3.3V ±5% or 2.5V ±5%, VDDC = 3.3V ±5% or 2.5V.


COG16265S CY29943 ELC-10PR


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)