DatasheetsPDF.com

IS61SF25618

ISSI

(IS61SF25616 / IS61SF25618) SYNCHRONOUS FLOW-THROUGH STATIC RAM

www.DataSheet4U.com IS61SF25616 IS61SF25618 256K x 16, 256K x 18 SYNCHRONOUS FLOW-THROUGH STATIC RAM FEATURES • • • • •...


ISSI

IS61SF25618

File Download Download IS61SF25618 Datasheet


Description
www.DataSheet4U.com IS61SF25616 IS61SF25618 256K x 16, 256K x 18 SYNCHRONOUS FLOW-THROUGH STATIC RAM FEATURES Fast access times: 8 ns, 8.5 ns, 10 ns, and 12 ns Internal self-timed write cycle Individual Byte Write Control and Global Write Clock controlled, registered address, data inputs and control signals PentiumTM or linear burst sequence control using MODE input Three chip enables for simple depth expansion and address pipelining Common data inputs and data outputs JEDEC 100-Pin TQFP and 119-pin PBGA package Single +3.3V +10%, –5% power supply Power-down snooze mode ISSI DESCRIPTION ® APRIL 2001 The ISSI IS61SF25616 and IS61SF25618 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance memory for high speed networking and communication applications. It is organized as 262,144 words by 16 bits and 18 bits, fabricated with ISSI's advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input. Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs. Separate byte enables allow individual bytes to be written. BW1 controls DQ1-8, BW2 controls DQ9-16, conditioned by BWE being LOW. A...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)