Shift Register. 54F194 Datasheet

54F194 Register. Datasheet pdf. Equivalent


National Semiconductor 54F194
www.DataSheet4U.com
November 1994
54F 74F194
4-Bit Bidirectional Universal Shift Register
General Description
The ’F194 is a high-speed 4-bit bidirectional universal shift
register As a high-speed multifunctional sequential build-
ing block it is useful in a wide variety of applications It may
be used in serial-serial shift left shift right serial-parallel
parallel-serial and parallel-parallel data register transfers
The ’F194 is similar in operation to the ’F195 universal shift
register with added features of shift left without external
connections and hold (do nothing) modes of operation
Features
Y Typical shift frequency of 150 MHz
Y Asynchronous master reset
Y Hold (do nothing) mode
Y Fully synchronous serial or parallel data transfers
Commercial
74F194PC
74F194SC (Note 1)
74F194SJ (Note 1)
Military
54F194DM (Note 2)
54F194FM (Note 2)
54F194LM (Note 2)
Package
Number
N16E
J16A
M16A
M16D
W16A
E20A
Package Description
16-Lead (0 300 Wide) Molded Dual-In-Line
16-Lead Ceramic Dual-In-Line
16-Lead (0 150 Wide) Molded Small Outline JEDEC
16-Lead (0 300 Wide) Molded Small Outline EIAJ
16-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier Type C
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX
Note 2 Military grade device with environmental and burn-in processing Use suffix e DMQB FMQB and LMQB
Logic Symbols
Connection Diagrams
IEEE IEC
Pin Assignment for
DIP SOIC and Flatpak
Pin Assignment
for LCC
TL F 9498–5
TL F 9498 – 1
TL F 9498 – 2
TL F 9498–3
TRI-STATE is a registered trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation TL F 9498
RRD-B30M105 Printed in U S A


54F194 Datasheet
Recommendation 54F194 Datasheet
Part 54F194
Description 4-Bit Bidirectional Universal Shift Register
Feature 54F194; www.DataSheet4U.com 54F 74F194 4-Bit Bidirectional Universal Shift Register November 1994 54F 74F.
Manufacture National Semiconductor
Datasheet
Download 54F194 Datasheet




National Semiconductor 54F194
Unit Loading Fan Out
Pin
Names
S0 S1
P0 – P3
DSR
DSL
CP
MR
Q0 – Q3
Description
Mode Control Inputs
Parallel Data Inputs
Serial Data Input (Shift Right)
Serial Data Input (Shift Left)
Clock Pulse Input (Active Rising Edge)
Asynchronous Master Reset Input (Active LOW)
Parallel Outputs
54F 74F
UL
HIGH LOW
10 10
10 10
10 10
10 10
10 10
10 10
50 33 3
Input IIH IIL
Output IOH IOL
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
b1 mA 20 mA
Functional Description
The ’F194 contains four edge-triggered D flip-flops and the
necessary interstage logic to synchronously perform shift
right shift left parallel load and hold operations Signals
applied to the Select (S0 S1) inputs determine the type of
operation as shown in the Mode Select Table Signals on
the Select Parallel data (P0 – P3) and Serial data (DSR DSL)
inputs can change when the clock is in either state provid-
ed only that the recommended setup and hold times with
respect to the clock rising edge are observed A LOW sig-
nal on Master Reset (MR) overrides all other inputs and
forces the outputs LOW
Mode Select Table
Operating
Mode
Reset
Inputs
Outputs
MR S1 S0 DSR DSL Pn Q0 Q1 Q2
L XX X
X XLLL
Hold
H l l X X X q0 q1 q2
Shift Left
Hhl
Hhl
X
X
l X q1 q2 q3
h X q1 q2 q3
Shift Right
H lh
l
H lh h
X X L q0 q1
X X H q0 q1
Parallel Load
H
h
h
X
X pn p0 p1 p2
H (h) e High Voltage Level
L (l) e Low Voltage Level
pn (qn) e Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition
X e Immaterial
Logic Diagram
Q3
L
q3
L
H
q2
q2
p3
TL F 9498 – 4
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays
2



National Semiconductor 54F194
Absolute Maximum Ratings (Note 1)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Storage Temperature
b65 C to a150 C
Ambient Temperature under Bias
b55 C to a125 C
Junction Temperature under Bias
Plastic
b55 C to a175 C
b55 C to a150 C
VCC Pin Potential to
Ground Pin
b0 5V to a7 0V
Input Voltage (Note 2)
b0 5V to a7 0V
Input Current (Note 2)
b30 mA to a5 0 mA
Voltage Applied to Output
in HIGH State (with VCC e 0V)
Standard Output
TRI-STATE Output
b0 5V to VCC
b0 5V to a5 5V
Current Applied to Output
in LOW State (Max)
twice the rated IOL (mA)
Note 1 Absolute maximum ratings are values beyond which the device may
be damaged or have its useful life impaired Functional operation under
these conditions is not implied
Note 2 Either voltage limit or current limit is sufficient to protect inputs
Recommended Operating
Conditions
Free Air Ambient Temperature
Military
Commercial
b55 C to a125 C
0 C to a70 C
Supply Voltage
Military
Commercial
a4 5V to a5 5V
a4 5V to a5 5V
DC Electrical Characteristics
Symbol
Parameter
54F 74F
Min Typ Max
Units VCC
Conditions
VIH
VIL
VCD
VOH
VOL
IIH
Input HIGH Voltage
Input LOW Voltage
Input Clamp Diode Voltage
Output HIGH
Voltage
Output LOW
Voltage
Input HIGH
Current
54F 10% VCC
74F 10% VCC
74F 5% VCC
54F 10% VCC
74F 10% VCC
54F
74F
20
25
25
27
V Recognized as a HIGH Signal
08 V
Recognized as a LOW Signal
b1 2 V Min IIN e b18 mA
IOH e b1 mA
V Min IOH e b1 mA
IOH e b1 mA
0 5 V Min IOL e 20 mA
0 5 IOL e 20 mA
20 0
50
mA Max VIN e 2 7V
IBVI Input HIGH Current 54F
Breakdown Test
74F
100 mA Max VIN e 7 0V
70
ICEX
Output HIGH
Leakage Current
54F
74F
250 mA Max VOUT e VCC
50
VID Input Leakage 74F
Test
4 75
V 0 0 IID e 1 9 mA
All Other Pins Grounded
IOD
Output Leakage
74F
Circuit Current
3 75 mA 0 0 VIOD e 150 mV
All Other Pins Grounded
IIL Input LOW Current
IOS Output Short-Circuit Current
ICC Power Supply Current
b0 6 mA Max VIN e 0 5V
b60
b150 mA Max VOUT e 0V
33 46 mA Max
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)