DatasheetsPDF.com

LMH0056 Dataheets PDF



Part Number LMH0056
Manufacturers National Semiconductor
Logo National Semiconductor
Description HD/SD SDI Reclocker
Datasheet LMH0056 DatasheetLMH0056 Datasheet (PDF)

www.DataSheet4U.com LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer PRELIMINARY August 2006 LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer General Description The LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer is a monolithic integrated circuit that retimes bit-serial digital video data conforming to the SMPTE 259M (A & C) and SMPTE 292M standards. The LMH0056 operates at serial data rates of 143 Mbps, 270 Mbps, 1.483 Gbps and 1.485 Gbps. The LMH0056 supports DVB-ASI op.

  LMH0056   LMH0056



Document
www.DataSheet4U.com LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer PRELIMINARY August 2006 LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer General Description The LMH0056 HD/SD SDI Reclocker with 4:1 Input Multiplexer is a monolithic integrated circuit that retimes bit-serial digital video data conforming to the SMPTE 259M (A & C) and SMPTE 292M standards. The LMH0056 operates at serial data rates of 143 Mbps, 270 Mbps, 1.483 Gbps and 1.485 Gbps. The LMH0056 supports DVB-ASI operation at 270 Mbps. The LMH0056 includes an integrated 4:1 input multiplexer for selecting one of four input data streams for retiming. The LMH0056 automatically detects the incoming data rate and adjusts itself to retime the incoming data to suppress accumulated jitter. The LMH0056 recovers the serial datarate clock and optionally provides it as an output. The LMH0056 has two differential serial data outputs; the second output may be selected as a low-jitter, data-rate clock output. Controls and indicators are: serial clock or second serial data output select, manual rate select input, SD/HD rate indicator output, lock detect output, auto/manual data bypass and output mute. The serial data inputs, outputs, and serial data-rate clock outputs are differential LVPECL compatible. The CML serial data and serial data-rate clock outputs are suitable for driving 100Ω differentially terminated networks. The control logic inputs and outputs are LVCMOS compatible. The LMH0056 is powered from a single 3.3V supply. Power dissipation is typically 350 mW. The device is housed in a 48-pin LLP package. Features n Supports SMPTE 259M (A & C) and SMPTE 292M serial digital video standards n Supports 143 Mbps, 270 Mbps, 1.483 Gbps, and 1.485 Gbps serial data rate operation n Supports DVB-ASI at 270 Mbps n Single 3.3V supply operation n 350 mW typical power consumption n Integrated 4:1 multiplexed input n Two differential, reclocked outputs n Choice of second reclocked output or low-jitter, differential, data-rate clock output n Single 27 MHz external crystal or reference clock input n Manual rate select input n SD/HD operating rate indicator output n Lock Detect indicator output n Output mute function for data and clock n Auto/Manual reclocker bypass n Differential LVPECL compatible serial data inputs and outputs n LVCMOS control inputs and indicator outputs n 48-Pin LLP package n Industrial temperature range: -40˚C to +85˚C Applications n SDTV/HDTV serial digital video interfaces for: — Digital video routers and switchers — Digital video processing and editing equipment — DVB-ASI equipment — Video standards and format converters Typical Application 20201901 © 2006 National Semiconductor Corporation DS202019 www.national.com LMH0056 Block Diagram 20201903 www.national.com 2 LMH0056 Connection Diagram 20201902 The exposed die attach pad is the negative electrical terminal for this device. It must be connected to the negative power supply voltage. 48-Pin LLP O.


LMH0046 LMH0056 LMH0202


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)