DatasheetsPDF.com

ICS554-01

ICST

LOW SKEW 1 TO 4 CLOCK BUFFER

www.DataSheet4U.com P R E L I M I N A RY I N F O R M AT I O N ICS554-01 LOW SKEW 1 TO 4 CLOCK BUFFER PECL IN, PECL OU...


ICST

ICS554-01

File Download Download ICS554-01 Datasheet


Description
www.DataSheet4U.com P R E L I M I N A RY I N F O R M AT I O N ICS554-01 LOW SKEW 1 TO 4 CLOCK BUFFER PECL IN, PECL OUT Description The ICS554-01 is a low skew clock buffer with a single complimentary PECL input to four PECL outputs. Part of ICS’ Clock BlocksTM family, this is our lowest skew PECL clock buffer. For parts which do not require PECL inputs or outputs, see the ICS553 for a 1 to 4 low skew buffer, or the ICS552-02 for a 1 to 8 low skew buffer. For more than 8 outputs see the MK74CBxxx BuffaloTM series of clock drivers. ICS makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs. Features Outputs are skew matched to within 50ps Packaged in 16 pin TSSOP One PECL input to 4 PECL output clock drivers Operating Voltages of 3.3V to 5V Block Diagram VDD 62Ω 62Ω IN IN 270Ω Q0 270Ω Q0 VDD 62Ω 62Ω Q1 VDD 62Ω 62Ω 270Ω 270Ω Q1 Q2 270Ω 270Ω Q2 VDD 62Ω 62Ω Q3 VDD 1.1kΩ 0.01mF 270Ω 270Ω Q3 RES MDS 554-01 A In tegr ated C ir cu it S y st ems G 1 5 25 Ra ce Str eet, San Jose, C A 95 126 G Revision 031901 tel ( 408) 2 95-9 800 G www. i c s t. c om P R E L I M I N A RY I N FO R M ATI O N ICS554-01 LOW SKEW 1 TO 4 CLOCK BUFFER PECL IN, PECL OUT Pin Assignment NC VDD Q0 Q0 Q1 Q1 GND IN 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 RES VDD Q3 Q3 Q2 Q2 GND IN 1 6 P in T S S O P Pin Descriptions Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin Name NC VDD Q0 Q0 Q...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)