DatasheetsPDF.com

ICS85301

ICST

2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER

www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS85301 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER FEATURES • 2:1 LV...


ICST

ICS85301

File Download Download ICS85301 Datasheet


Description
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS85301 2:1 DIFFERENTIAL-TO-LVPECL MULTIPLEXER FEATURES 2:1 LVPECL MUX One LVPECL output Two differential clock inputs can accept: LVPECL, LVDS, CML Maximum input/output frequency: 3GHz Translates LVCMOS/LVTTL input signals to LVPECL levels by using a resistor bias network on nPCLK0, nPCLK0 Propagation delay: 490ps (maximum) Part-to-part skew: 150ps (maximum) Additive phase jitter, RMS: 0.009ps (typical) Full 3.3V or 2.5V operating supply -40°C to 85°C ambient operating temperature Available in both standard and lead-free RoHS compliant packages GENERAL DESCRIPTION The ICS85301 is a high performance 2:1 Differential-to-LVPECL Multiplexer and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS85301 can also perform differential translation because the differential inputs accept LVPECL, CML as well as LVDS levels. The ICS85301 is packaged in a small 3mm x 3mm 16 VFQFN package, making it ideal for use on space constrained boards. IC S BLOCK DIAGRAM PCLK0 nPCLK0 PCLK1 nPCLK1 0 Q nQ 1 PIN ASSIGNMENT PCLK0 1 nPCLK0 2 PCLK1 3 nPCLK1 4 5 VBB 16 15 14 13 12 11 10 9 6 CLK_SEL VCC VEE VEE nc VEE Q nQ VEE 7 nc 8 VCC CLK_SEL V BB ICS85301 16-Lead VFQFN 3mm x 3mm x 0.95 package body K Package Top View PCLK0 nPCLK0 PCLK1 nPCLK1 VBB CLK_SEL nc VCC 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 nc VEE VEE VCC VEE Q nQ VEE ICS85301 16-Lead TSSOP 4.4mm x 5.0mm ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)