DatasheetsPDF.com

ICS853011C

ICST

LVPECL/ECL FANOUT BUFFER

www.DataSheet4U.com PRELIMINARY Integrated Circuit Systems, Inc. ICS853011C LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3...


ICST

ICS853011C

File Download Download ICS853011C Datasheet


Description
www.DataSheet4U.com PRELIMINARY Integrated Circuit Systems, Inc. ICS853011C LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER FEATURES 2 differential 2.5V/3.3V LVPECL / ECL outputs 1 differential PCLK, nPCLK input pair PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL Output frequency: 3GHz Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input Output skew: 5ps (typical) Part-to-part skew: TBD Propagation delay: 250ps (typical) LVPECL mode operating voltage supply range: VCC = 2.375V to 3.8V, VEE = 0V ECL mode operating voltage supply range: VCC = 0V, VEE = -3.8V to -2.375V -40°C to 85°C ambient operating temperature Pin compatible with MC100LVEP11 and SY100EP11U GENERAL DESCRIPTION The ICS853011C is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V LVPECL/ HiPerClockS™ ECL Fanout Buffer and a member of the HiPerClockS ™ family of High Perfor mance Clock Solutions from ICS. The ICS853011C is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and par t-to-par t skew characteristics make the ICS853011C ideal for those clock distribution applications demanding well defined perfor mance and repeatability. ICS BLOCK DIAGRAM PCLK nPCLK Q0 nQ0 Q1 nQ1 PIN ASSIGNMENT Q0 nQ0 Q1 nQ1 1 2 3 4 8 7 6 5 Vcc PCLK nPCLK VEE ICS853011C 8-Lead SOIC 3.90mm x 4.90mm x 1.37mm package body M Package Top View ICS853011C ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)