DatasheetsPDF.com

ICS85354

ICST

DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER

www.DataSheet4U.com PRELIMINARY Integrated Circuit Systems, Inc. ICS85354 DUAL 2:1/1:2 DIFFERENTIAL -TO-LVPECL/ECL MU...


ICST

ICS85354

File Download Download ICS85354 Datasheet


Description
www.DataSheet4U.com PRELIMINARY Integrated Circuit Systems, Inc. ICS85354 DUAL 2:1/1:2 DIFFERENTIAL -TO-LVPECL/ECL MULTIPLEXER FEATURES Dual 2:1/1:2 MUX 3 LVPECL outputs 3 differential clock inputs CLKx pair can accept the following differential input levels: LVPECL, LVDS, CML Maximum output frequency: 3GHz Part-to-part skew: 85ps (typical) Additive jitter, RMS: 0.03ps (typical) Propagation delay: 330ps (typical) LVPECL mode operating voltage supply range: VCC = 2.375V to 3.465V, VEE = 0V ECL mode operating voltage supply range: VCC = 0V, VEE = -3.465V to -2.375V -40°C to 85°C ambient operating temperature GENERAL DESCRIPTION The ICS85354 is a 2:1/1:2 Multiplexer and a member of the HiPerClockSTM family of high perforHiPerClockS™ mance clock solutions from ICS. The 2:1 Multiplexer allows one of 2 inputs to be selected onto one output pin and the 1:2 MUX switches one input to one of two outputs. This device may be useful for multiplexing multirate Ethernet Phys which have 100Mbit and 1000Mbit transmit/ receive pairs onto an optical SFP module which has a single trasmit/receive pair. Please refer to the Application Block diagram on page 2 of the data sheet. ICS The ICS85354 is optimized for applications requiring very high performance and has a maximum operating frequency in excess of 2GHz. The device is packaged in a small, 3mm x 3mm VFQFN package, making it ideal for use on space-constrained boards. BLOCK DIAGRAM CLK_SELA PIN ASSIGNMENT CLK_SELA ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)