DatasheetsPDF.com

MOSFET Controller. 3946 Datasheet

DatasheetsPDF.com

MOSFET Controller. 3946 Datasheet






3946 Controller. Datasheet pdf. Equivalent




3946 Controller. Datasheet pdf. Equivalent





Part

3946

Description

Half-bridge Power MOSFET Controller

Manufacture

Allegro Micro Systems

Datasheet
Download 3946 Datasheet


Allegro Micro Systems 3946

3946; 3946 Half-Bridge Power MOSFET Controller A3946KLB SOIC Data Sheet 29319.150 V REG CP2 CP1 PGND GL S 1 2 3 4 5 6 7 8 16 VBB 15 VREF 14 DT 13 LGND 12 RESET 11 IN2 The A3946 is designed specific ally for applications that require high power unidirectional dc motors, three- phase brushless dc motors, or other ind uctive loads. The A3946 provides two hi gh-current gate driv.


Allegro Micro Systems 3946

e outputs that are capable of driving a wide range of power N-channel MOSFETs. The high-side gate driver switches an N -channel MOSFET that controls current t o the load, while the low-side gate dri ver switches an N-channel MOSFET as a s ynchronous rectifier. A bootstrap capa citor provides the above-battery supply voltage required for N-channel MOSFETs . An internal charge.


Allegro Micro Systems 3946

pump for the high side allows for dc (1 00% duty cycle) operation of the half-b ridge. The A3946 is available in a choi ce of two power packages: a 16-lead SOI C with copper batwing power tab (part n umber suffix LB), and a 16-lead TSSOP with exposed thermal pad (suffix LP). Scale 1:1 GH BOOT 10 IN1 9 ~FAULT A 3946KLP TSSOP with Exposed Thermal Pad VREG CP2 CP1 PGND GL S.



Part

3946

Description

Half-bridge Power MOSFET Controller

Manufacture

Allegro Micro Systems

Datasheet
Download 3946 Datasheet




 3946
3946
Half-Bridge Power MOSFET Controller
A3946KLB SOIC
Scale 1:1
VREG
CP2
CP1
PGND
GL
S
GH
BOOT
1
2
3
4
5
6
7
8
16 VBB
15 VREF
14 DT
13 LGND
12 RESET
11 IN2
10 IN1
9 ~FAULT
A3946KLP TSSOP with Exposed Thermal Pad
Scale 1:1
VREG
CP2
CP1
PGND
GL
S
GH
BOOT
1
2
3
4
5
6
7
8
16 VBB
15 VREF
14 DT
13 LGND
12 RESET
11 IN2
10 IN1
9 ~FAULT
ABSOLUTE MAXIMUM RATINGS
Load Supply Voltage, VBB ............................. 60 V
Logic Inputs ..................................–0.3 V to 6.5 V
Pin S……. .........................................–4 V to 60 V
Pin GH ...........................................–4 V to 75 V
Pin BOOT….. ................................–0.6 V to 75 V
Pin DT ........................................................ VREF
Pin VREG ......................................–0.6 V to 15 V
Package Thermal Resistance, RJA
A3946KLB..................................... 48°C/W1
A3946KLB..................................... 38°C/W2
A3946KLP ..................................... 44°C/W1
A3946KLP ..................................... 34°C/W2
Operating Temperature Range, TA.. –40°C to +135°C
Junction Temperature, TJ...........................+150°C
Storage Temperature Range, TS....-55°C to +150°C
Notes:
1. Measured on a two-sided PCB with 3 in.2 of
2 oz. copper.
2. Measured on JEDEC standard High-K board.
The A3946 is designed specically for applications that require
high power unidirectional dc motors, three-phase brushless dc motors, or
other inductive loads. The A3946 provides two high-current gate drive
outputs that are capable of driving a wide range of power N-channel
MOSFETs. The high-side gate driver switches an N-channel MOSFET
that controls current to the load, while the low-side gate driver switches
an N-channel MOSFET as a synchronous rectier.
A bootstrap capacitor provides the above-battery supply voltage
required for N-channel MOSFETs. An internal charge pump for the
high side allows for dc (100% duty cycle) operation of the half-bridge.
The A3946 is available in a choice of two power packages: a
16-lead SOIC with copper batwing power tab (part number sufx LB),
and a 16-lead TSSOP with exposed thermal pad (sufx LP).
www.DataSheet4U.com
FEATURES
„ On-chip charge pump for 7 V minimum input supply voltage
„ High-current gate drive for driving a wide range of
N-channel MOSFETs
„ Bootstrapped gate drive with charge pump for 100% duty cycle
„ Overtemperature protection
„ Undervoltage protection
„ –40ºC to 135ºC ambient operation
Always order by complete part number:
Part Number
A3946KLB
A3946KLP
Package
16-Lead SOIC; Copper Batwing Power Tab
16-Lead TSSOP; Exposed Thermal Pad





 3946
3946
Half-Bridge Power MOSFET Controller
Functional Block Diagram
C2
0.47 uF, X7R
V rated to VBAT
P
VBB
C1
0.47 uF, X7R
V rated to VBAT
CP2
CP1
+VBAT
VREF
0.1 uF
X7R
10 10 V
kL
~FAULT
VREF
DT
+5 Vref
Charge
Pump
LP
Protection
VREG Undervoltage
Overtemperature
UVLOBOOT
L
Charge
Pump
Bootstrap
UVLO
Turn-On
Delay
ILIM
High Side
Driver
VREG
BOOT
CREG
P
CBOOT
GH RGATE
P
RDEAD
L
IN1
L
IN2
Control
Logic
RESET
L
Control Logic Table
IN1 IN2
DT Pin
XX
X
0 0 RDEAD - LGND
0 1 RDEAD - LGND
1 0 RDEAD - LGND
1 1 RDEAD - LGND
00
VREF
01
VREF
10
VREF
11
VREF
RESET
0
1
1
1
1
1
1
1
1
GH
Z
L
L
L
H
L
L
H
H
S
VREG
Low Side
Driver
P
L
GL RGATE
PGND
LGND
L
P
GL Function
Z Sleep mode
H Low-side FET ON following dead time
L All OFF
L All OFF
L High-side FET ON following dead time
L All OFF
H Low-side FET ON
L High-side FET ON
H CAUTION: High-side and low-side FETs ON
www.allegromicro.com
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
2





 3946
3946
Half-Bridge Power MOSFET Controller
ELECTRICAL CHARACTERISTICS at TA = –40 to +135°C, VBB = 7 to 60 V (unless otherwise noted)
Characteristics
Symbol
Test Conditions
VBB Quiescent Current
VREG Output Voltage
Charge Pump Frequency
VREF Output Voltage
Gate Output Drive
Turn On Time
Turn Off Time
Pullup On Resistance
Pulldown On Resistance
Short Circuit Current –
Source
Short Circuit Current –
Sink
GH Output Voltage
GL Output Voltage
Timing
Dead Time (Delay from
Turn Off to Turn On)
Propagation Delay
IVBB
VREG
FCP
VREF
trise
tfall
RDSUP
RDSDOWN
VGH
VGL
tDEAD
tPD
RESET = High, Outputs Low
RESET = Low
VBB > 7.75 V, Ireg = 0 mA to 15 mA
VBB = 7 V to 7.75 V, Ireg = 0 mA to 15 mA
CP1, CP2
IREF 4 mA, CREF = 0.1 µF
CLOAD = 3300 pF, 20% to 80%
CLOAD = 3300 pF, 80% to 20%
Tj = 25°C
Tj = 135°C
Tj = 25°C
Tj = 135°C
tpw < 10 µs
tpw < 10 µs
tpw < 10 µs, Bootstrap Capacitor fully charged
Rdead = 5 k
Rdead = 100 k
Logic input to unloaded GH, GL. DT = VREF
Min.
12.0
11.0
4.5
800
1000
VREG – 1.5
VREG – 0.2
200
5
Limits
Typ.
Max.
36
10
13 13.5
13.5
62.5
5.5
60 100
40 80
4
6
2
3
––
––
––
––
350 500
67
150
Units
mA
µA
V
V
kHz
V
ns
ns
mA
mA
V
V
ns
µs
ns
www.allegromicro.com
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
3



Recommended third-party 3946 Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)