Document
Am41PDS3224D
Data Sheet
-XO\ 7KH IROORZLQJ GRFXPHQW VSHFLILHV 6SDQVLRQ PHPRU\ SURGXFWV WKDW DUH QRZ RIIHUHG E\ ERWK $GYDQFHG 0LFUR 'HYLFHV DQG )XMLWVX $OWKRXJK WKH GRFXPHQW LV PDUNHG ZLWK WKH QDPH RI WKH FRPSDQ\ WKDW RULJ LQDOO\ GHYHORSHG WKH VSHFLILFDWLRQ WKHVH SURGXFWV ZLOO EH RIIHUHG WR FXVWRPHUV RI ERWK $0' DQG )XMLWVX
Continuity of Specifications
7KHUH LV QR FKDQJH WR WKLV GDWDVKHHW DV D UHVXOW RI RIIHULQJ WKH GHYLFH DV D 6SDQVLRQ SURGXFW $Q\ FKDQJHV WKDW KDYH EHHQ PDGH DUH WKH UHVXOW RI QRUPDO GDWDVKHHW LPSURYHPHQW DQG DUH QRWHG LQ WKH GRFXPHQW UHYLVLRQ VXPPDU\ ZKHUH VXSSRUWHG )XWXUH URXWLQH UHYLVLRQV ZLOO RFFXU ZKHQ DSSURSULDWH DQG FKDQJHV ZLOO EH QRWHG LQ D UHYLVLRQ VXPPDU\
Continuity of Ordering Part Numbers
$0' DQG )XMLWVX FRQWLQXH WR VXSSRUW H[LVWLQJ SDUW QXPEHUV EHJLQQLQJ ZLWK ³$P´ DQG ³0%0´ 7R RUGHU WKHVH SURGXFWV SOHDVH XVH RQO\ WKH 2UGHULQJ 3DUW 1XPEHUV OLVWHG LQ WKLV GRFXPHQW
For More Information
3OHDVH FRQWDFW \RXU ORFDO $0' RU )XMLWVX VDOHV RIILFH IRU DGGLWLRQDO LQIRUPDWLRQ DERXW 6SDQVLRQ PHPRU\ VROXWLRQV
Publication Number 26085 Revision A
Amendment +1 Issue Date May 13, 2003
PRELIMINARY
Am41PDS3224D
Stacked Multi-Chip Package (MCP) Flash Memory and SRAM
Am29PDS322D 32 Megabit (2 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Page Mode Flash Memory and 4 Mbit (512 K x 8-Bit/256 K x 16-Bit) Static RAM DISTINCTIVE CHARACTERISTICS MCP Features
■ Power supply voltage of 1.8 to 2.2 volt ■ High performance
— Access time as fast as 100 ns flash, 70 ns SRAM — — — — 24 mA active read current at 10 MHz for initial page read 0.5 mA active read current at 10 MHz for intra-page read 1 mA active read current at 20 MHz for intra-page read 200 nA in standby or automatic sleep mode
■ Package
— 73-Ball FBGA
■ Minimum 1 million write cycles guaranteed per sector ■ 20 year data retention at 125°C
— Reliable operation for the life of the system
■ Operating Temperature
— –40°C to +85°C
SOFTWARE FEATURES
■ Data Management Software (DMS)
— AMD-supplied software manages data programming, enabling EEPROM emulation — Eases historical sector erase flash limitations
Flash Memory Features
ARCHITECTURAL ADVANTAGES
■ Simultaneous Read/Write operations
— Data can be continuously read from one bank while executing erase/program functions in other bank. — Zero latency between read and write operations
■ Erase Suspend/Erase Resume ■ Data# Polling and Toggle Bits ■ Unlock Bypass Program command
— Reduces overall programming time when issuing multiple program command sequences
■ Page Mode Operation
— 4 word page allows fast asynchronous reads
■ Dual Bank architecture
— One 4 Mbit bank and one 28 Mbit bank
HARDWARE FEATURES
■ Any combination of sectors can be erased ■ Ready/Busy# output (RY/BY#) ■ Hardware reset pin (RESET#) ■ WP#/ACC input pin
— Write protect (WP#) function allows protection of two outermost boot sectors, regardless of sector protect status — Acceleration (ACC) function accelerates program timing
■ SecSi (Secured Silicon) Sector: Extra 64 KByte sector
— Factory locked and identifiable: 16 byte Electronic Serial Number available for factory secure, random ID; verifiable as factory locked through autoselect function. ExpressFlash option allows entire sector to be available for factory-secured data — Customer lockable: Can be read, programmed, or erased just like other sectors. Once locked, data cannot be changed
■ Sector protection
— Hardware method of locking a sector, either in-system or using programming equipment, to prevent any program or erase operation within that sector — Temporary Sector Unprotect allows changing data in protected sectors in-system
■ Zero Power Operation
— Sophisticated power management circuits reduce power consumed during inactive periods to nearly zero.
■ Top or bottom boot block ■ Manufactured on 0.23 µm process technology ■ Compatible with JEDEC standards
— Pinout and software compatible with single-power-supply flash standard
SRAM Features
■ Power dissipation
— Operating: 2 mA typical — Standby: 0.5 µA typical
PERFORMANCE CHARACTERISTICS
■ High performance
— Random access time of 100 ns at 1.8 V to 2.2 V VCC
■ Ultra low power consumption (typical values)
— 2.5 mA active read current at 1 MHz for initial page read
■ ■ ■ ■
CE1s# and CE2s Chip Select Power down features using CE1s# and CE2s Data retention supply voltage: 1.0 to 2.2 volt Byte data control: LB#s (DQ7–DQ0), UB#s (DQ15–DQ8)
This document contains information on a product under development at Advanced Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.
Publication# 26085 Rev: A Amendment/+1 Issue Date: May 13, 2002
Refer to AMD’s Website (www.amd.com) for the latest information.
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29PDS322D is a 32 Mbit, 1.8 V-only Flash memory organized as 2,097,152 words of 16 bits each. The device is designed to be.