X5043 Supervisor Datasheet

X5043 Datasheet, PDF, Equivalent


Part Number

X5043

Description

(X5043 / X5045) CPU Supervisor

Manufacture

Intersil Corporation

Total Page 21 Pages
Datasheet
Download X5043 Datasheet


X5043
®
Data Sheet
CPU Supervisor with 4K SPI EEPROM
These devices combine four popular functions, Power-on
Reset Control, Watchdog Timer, Supply Voltage Supervision,
and Block Lock Protect Serial EEPROM Memory in one
package. This combination lowers system cost, reduces
board space requirements, and increases reliability.
Applying power to the device activates the power-on reset
circuit which holds RESET/RESET active for a period of
time. This allows the power supply and oscillator to stabilize
before the processor executes code.
The Watchdog Timer provides an independent protection
mechanism for microcontrollers. When the microcontroller
fails to restart a timer within a selectable time out interval,
the device activates the RESET/RESET signal. The user
selects the interval from three preset values. Once selected,
the interval does not change, even after cycling the power.
The device’s low VCC detection circuitry protects the user’s
system from low voltage conditions, resetting the system
when VCC falls below the minimum VCC trip point.
RESET/RESET is asserted until VCC returns to proper
operating level and stabilizes. Four industry standard VTRIP
www.DataSheet4U.cotmhresholds are available, however, Intersil’s unique circuits
allow the threshold to be reprogrammed to meet custom
requirements or to fine-tune the threshold for applications
requiring higher precision.
The memory portion of the device is a CMOS Serial
EEPROM array with Intersil’s block lock protection. The
array is internally organized as 512 x 8. The device features
a Serial Peripheral Interface (SPI) and software protocol
allowing operation on a simple four-wire bus.
The device utilizes Intersil’s proprietary Direct Writecell,
providing a minimum endurance of 100,000 cycles and a
minimum data retention of 100 years.
March 16, 2006
X5043, X5045
4K, 512 x 8 Bit
FN8126.2
Features
• Low VCC Detection and Reset Assertion
- Four standard reset threshold voltages
4.63V, 4.38V, 2.93V, 2.63V
- Re-program low VCC reset threshold voltage using
special programming sequence.
- Reset signal valid to VCC = 1V
• Selectable Time Out Watchdog Timer
• Long Battery Life with Low Power Consumption
- <50µA max standby current, watchdog on
- <10µA max standby current, watchdog off
• 4Kbits of EEPROM–1M Write Cycle Endurance
• Save Critical Data with Block LockMemory
- Protect 1/4, 1/2, all or none of EEPROM array
• Built-in Inadvertent Write Protection
- Write enable latch
- Write protect pin
• SPI Interface - 3.3MHz Clock Rate
• Minimize Programming Time
- 16-byte page write mode
- 5ms write cycle time (typical)
• Available Packages
- 8 Ld MSOP, 8 Ld SOIC, 8 Ld PDIP
- 14 Ld TSSOP
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Communications Equipment
- Routers, Hubs, Switches
- Set Top Boxes
• Industrial Systems
- Process Control
- Intelligent Instrumentation
• Computer Systems
- Desktop Computers
- Network Servers
• Battery Powered Equipment
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

X5043
Typical Application
X5043, X5045
2.7-5.0V
VCC
X5043
RESET
CS
SCK
SI
SO
WP
VSS
VCC
uC
10K
RESET
SPI
VSS
Block Diagram
VCC
CS/WDI
SI
SO
SCK
WP
VTRIP
+
-
POR and Low
Voltage Reset
Generation
Reset & Watchdog
Timebase
Watchdog
Transition
Detector
Watchdog
Timer
Reset
Command
Decode &
Control
Logic
Protect Logic
Status
Register
EEPROM
Array
4Kbits
RESET (X5043)
RESET (X5045)
X5043, X5045
STANDARD VTRIP LEVEL
4.63V (+/-2.5%)
SUFFIX
-4.5A
4.38V (+/-2.5%)
-4.5
2.93V (+/-2.5%)
-2.7A
2.63V (+/-2.5%)
-2.7
See “Ordering Information” on page 3. for
more details
For Custom Settings, call Intersil.
2 FN8126.2
March 16, 2006


Features ® X5043, X5045 4K, 512 x 8 Bit Data Sh eet March 16, 2006 FN8126.2 CPU Superv isor with 4K SPI EEPROM These devices c ombine four popular functions, Power-on Reset Control, Watchdog Timer, Supply Voltage Supervision, and Block Lock Pro tect Serial EEPROM Memory in one packag e. This combination lowers system cost, reduces board space requirements, and increases reliability. Applying power t o the device activates the power-on res et circuit which holds RESET/RESET acti ve for a period of time. This allows th e power supply and oscillator to stabil ize before the processor executes code. The Watchdog Timer provides an indepen dent protection mechanism for microcont rollers. When the microcontroller fails to restart a timer within a selectable time out interval, the device activate s the RESET/RESET signal. The user sele cts the interval from three preset valu es. Once selected, the interval does no t change, even after cycling the power. The device’s low VCC detection circuitry protects the user’s sy.
Keywords X5043, datasheet, pdf, Intersil Corporation, X5043, /, X5045, CPU, Supervisor, 5043, 043, 43, X504, X50, X5, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)