www.DataSheet4U.com
xr
FEBRUARY 2006
PRELIMINARY
XRK39653
REV. P1.0.0
3.3V, 8-OUTPUT ZERO DELAY BUFFER
use. The second is a full bypass mode that has the PLL and divider operation removed (BYPASS=0). In this mode the reference clock directly sources the outputs drivers.
XRK39653 GENERAL DESCRIPTION
The XRK39653 is a low voltage high performance PLL base...
