Document
www.DataSheet4U.com
IPB09N03LA G
OptiMOS®2 Power-Transistor
Features • Ideal for high-frequency dc/dc converters • Qualified according to JEDEC1) for target applications • N-channel - Logic level • Excellent gate charge x R DS(on) product (FOM) • Very low on-resistance R DS(on) • Superior thermal resistance • 175 °C operating temperature • dv /dt rated • Pb-free lead plating; RoHS compliant
Product Summary V DS R DS(on),max (SMD version) ID 25 8.9 50 V mΩ A
PG-TO263-3-2
Type IPB09N03LA G
Package PG-TO263-3-2
Marking 09N03LA
Maximum ratings, at T j=25 °C, unless otherwise specified Parameter Continuous drain current Symbol Conditions ID T C=25 °C2) T C=100 °C Pulsed drain current Avalanche energy, single pulse Reverse diode d v /dt Gate source voltage4) Power dissipation Operating and storage temperature IEC climatic category; DIN IEC 68-1
1)
Value 50 46 350 75 6 ±20
Unit A
I D,pulse E AS dv /dt V GS P tot T j, T stg
T C=25 °C3) I D=45 A, R GS=25 Ω I D=50 A, V DS=20 V, di /dt =200 A/µs, T j,max=175 °C
mJ kV/µs V W °C
T C=25 °C
63 -55 ... 175 55/175/56
J-STD20 and JESD22
Rev. 1.6
page 1
2006-05-11
www.DataSheet4U.com
IPB09N03LA G
Parameter Symbol Conditions min. Thermal characteristics Thermal resistance, junction - case SMD version, device on PCB R thJC R thJA minimal footprint 6 cm2 cooling area5) Electrical characteristics, at T j=25 °C, unless otherwise specified Static characteristics Drain-source breakdown voltage Gate threshold voltage Zero gate voltage drain current V (BR)DSS V GS=0 V, I D=1 mA V GS(th) I DSS V DS=V GS, I D=20 µA V DS=25 V, V GS=0 V, T j=25 °C V DS=25 V, V GS=0 V, T j=125 °C Gate-source leakage current Drain-source on-state resistance I GSS R DS(on) V GS=20 V, V DS=0 V V GS=4.5 V, I D=30 A, SMD version V GS=10 V, I D=30 A, SMD version Gate resistance Transconductance RG g fs |V DS|>2|I D|R DS(on)max, I D=30 A 25 1.2 1.6 0.1 2 1 µA V 2.4 62 40 K/W Values typ. max. Unit
-
10 10 12.1
100 100 15.1 nA mΩ
22
7.4 1 45
8.9 Ω S
2)
Current is limited by bondwire; with an R thJC=2.4 K/W the chip is able to carry 64 See figure 3
3) 4)
T j,max=150 °C and duty cycle D <0.25 for V GS<-5 V 5) Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70
Rev. 1.6
page 2
2006-05-11
www.DataSheet4U.com
IPB09N03LA G
Parameter Symbol Conditions min. Dynamic characteristics Input capacitance Output capacitance Reverse transfer capacitance Turn-on delay time Rise time Turn-off delay time Fall time Gate Charge Characteristics 6) Gate to source charge Gate charge at threshold Gate to drain charge Switching charge Gate charge total Gate plateau voltage Gate charge total, sync. FET Output charge Reverse Diode Diode continous forward current Diode pulse current Diode forward voltage IS I S,pulse V SD T C=25 °C V GS=0 V, I F=50 A, T j=25 °C V R=15 V, I F=I S, di F/dt =400 A/µs 0.99 50 350 1.2 V A Q gs Q g(th) Q gd Q sw Qg V plateau Q g(sync) Q oss V DS=0.1 V, V GS=0 to 5 V V DD=15 V, V GS=0 V V DD=15 V, I .