28F010 Datasheet (data sheet) PDF





28F010 Datasheet, 1 Megabit CMOS Flash Memory

28F010   28F010  

Search Keywords: 28F010, datasheet, pdf, Catalyst Semiconductor, 1, Megabit, CMOS, Flash, Memory, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

CAT28F010 1 Megabit CMOS Flash Memory Li censed Intel second source FEATURES I F ast read access time: 90/120 ns I Low p ower CMOS dissipation: H GEN FR ALO EE LE A D F R E ETM I Commercial, in dustrial and automotive temperature ra nges I On-chip address and data latches I JEDEC standard pinouts: –Active: 30 mA max (CMOS/TTL levels) –Standby: 1 mA max (TTL levels) –Standby: 100 µA max (CMOS levels) www.DataSheet4U.c om I High speed programming: –10 µ s per byte –2 Sec Typ Chip Program 32-pin DIP –32-pin PLCC –32-pin T SOP (8 x 20) I 100,000 program/erase cy cles I 10 year data retention I Electro nic signature I 0.5 seconds typical chip-e

28F010 Datasheet, 1 Megabit CMOS Flash Memory

28F010   28F010  
rase I 12.0V ± 5% programming and eras e voltage I Stop timer for program/era se DESCRIPTION The CAT28F010 is a high speed 128K x 8-bit electrically erasab le and reprogrammable Flash memory idea lly suited for applications requiring i n-system or after-sale code updates. El ectrical erasure of the full memory con tents is achieved typically within 0.5 second. It is pin and Read timing compa tible with standard EPROM and EEPROM de vices. Programming and Erase are perfor med through an operation and verify alg orithm. The instructions are input via the I/O bus, using a two write cycle sc heme. Address and Data are latched to f ree the I/O bus and address bus during the write operation. The CAT28F010 is m anufactured using Catalyst’s advanced CMOS floating gate technology. It is d esigned to endure 100,000 program/erase cycles and has a data retention of 10 years. The device is available in JEDEC approved 32-pin plastic DIP, 32-pin PL CC or 32-pin TSOP packages. I/O0–I/O7 BLOCK DIAGRAM I/O BUFFERS ERASE VOLT AGE SWITCH WE COMMAND REGISTER PROGR AM VOLTAGE SWITCH CE, OE LOGIC DATA L ATCH SENSE AMP CE OE ADDRESS LATCH Y -GATING Y-DECODER 1,048,576 BIT MEMORY ARRAY A0–A16 X-DECODER VOLTAGE VER IFY SWITCH © 2004 by Catalyst Semicon ductor, Inc. Characteristics subject to change without noti








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)