Document
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MTP7N20E/D
Designer's
TMOS E-FET .™ Power Field Effect Transistor N–Channel Enhancement–Mode Silicon Gate
This advanced TMOS E–FET is designed to withstand high energy in the avalanche and commutation modes. The new energy efficient design also offers a drain–to–source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are www.DataSheet4U.com critical and offer additional safety margin against unexpected voltage transients. • Avalanche Energy Specified • Source–to–Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode • Diode is Characterized for Use in Bridge Circuits • IDSS and VDS(on) Specified at Elevated Temperature
™
Data Sheet
MTP7N20E
Motorola Preferred Device
TMOS POWER FET 7.0 AMPERES 200 VOLTS RDS(on) = 0.70 OHMS
®
D
G S
CASE 221A–06, Style 5 TO–220AB
MAXIMUM RATINGS (TC = 25°C unless otherwise noted)
Rating Drain–to–Source Voltage Drain–to–Gate Voltage (RGS = 1.0 MΩ) Gate–to–Source Voltage — Continuous — Non–Repetitive (tp ≤ 10 ms) Drain Current — Continuous — Continuous @ 100°C — Single Pulse (tp ≤ 10 µs) Total Power Dissipation @ TC = 25°C Derate above 25°C Operating and Storage Temperature Range Single Pulse Drain–to–Source Avalanche Energy — Starting TJ = 25°C (VDD = 80 Vdc, VGS = 10 Vdc, Peak IL = 7.0 Adc, L = 10 mH, RG = 25 Ω) Thermal Resistance — Junction to Case° — Junction to Ambient° Maximum Lead Temperature for Soldering Purposes, 1/8″ from case for 10 seconds Symbol VDSS VDGR VGS VGSM ID ID IDM PD TJ, Tstg EAS 74 RθJC RθJA TL 2.5° 62.5° 260 °C/W °C Value 200 200 ± 20 ± 40 7.0 3.8 21 50 0.4 – 55 to 150 Unit Vdc Vdc Vdc Vpk Adc Apk Watts W/°C °C mJ
Designer’s Data for “Worst Case” Conditions — The Designer’s Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate “worst case” design.
E–FET and Designer’s are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.
Preferred devices are Motorola recommended choices for future use and best overall value.
TMOS © Motorola Motorola, Inc. 1995
Power MOSFET Transistor Device Data
1
MTP7N20E
ELECTRICAL CHARACTERISTICS (TJ = 25°C unless otherwise noted)
Characteristic OFF CHARACTERISTICS Drain–to–Source Breakdown Voltage (VGS = 0 Vdc, ID = 0.25 mAdc) Temperature Coefficient (positive) Zero Gate Voltage Drain Current (VDS = 200 Vdc, VGS = 0 Vdc)° (VDS = 200 Vdc, VGS = 0 Vdc, TJ = 125°C) Gate–Body Leakage Current (VGS = ±20 Vdc, VDS = 0 Vdc) ON CHARACTERISTICS (1) Gate Threshold Voltage (VDS = VGS, ID = 250 µAdc) Temperature Coefficient (negative)µ Static Drain–to–Source On–Resistance (VGS = 10 Vdc, ID = 3.5 Adc) www.DataSheet4U.com Dr.