DatasheetsPDF.com

DFPADD

Digital Core Design

Floating Point Pipelined Adder Unit


Description
DFPADD www.DataSheet4U.com Floating Point Pipelined Adder Unit ver 2.50 OVERVIEW ● Fully synthesizable, static synchronous design with no internal tri-states The DFPADD uses the pipelined mathematics algorithm to compute sum of two arguments. The input numbers format is according to IEEE-754 standard. DFPADD supports single precision real number. Add opera...



Digital Core Design

DFPADD

File Download Download DFPADD Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)