DatasheetsPDF.com

K3N5V1000D-TC

Samsung Semiconductor

16M-Bit (2M X 8 / 1M X 16) CMOS Mask ROM

K3N5V(U)1000D-TC 16M-Bit (2Mx8 /1Mx16) CMOS MASK ROM FEATURES • Switchable organization 2,097,152 x 8(byte mode) 1,048,5...


Samsung Semiconductor

K3N5V1000D-TC

File Download Download K3N5V1000D-TC Datasheet


Description
K3N5V(U)1000D-TC 16M-Bit (2Mx8 /1Mx16) CMOS MASK ROM FEATURES Switchable organization 2,097,152 x 8(byte mode) 1,048,576 x 16(word mode) Fast access time : 100ns(Max.) Supply voltage : single +3.0V/ single +3.3V Current consumption Operating : 40mA(Max.) Standby : 30µA(Max.) Fully static operation All inputs and outputs TTL compatible Three state outputs www.DataSheet4U.com Package -. K3N5V(U)1000D-TC : 44-TSOP2-400 CMOS MASK ROM GENERAL DESCRIPTION The K3N5V(U)1000D-TC is a fully static mask programmable ROM fabricated using silicon gate CMOS process technology, and is organized either as 2,097,152x8 bit(byte mode) or as 1,048,576x16 bit(word mode) depending on BHE voltage level.(See mode selection table) This device operates with 3.0V or 3.3V power supply, and all inputs and outputs are TTL compatible. Because of its asynchronous operation, it requires no external clock assuring extremely easy operation. It is suitable for use in program memory of microprocessor, and data memory, character generator. The K3N5V(U)1000D-TC is packaged in a 44-TSOP2. FUNCTIONAL BLOCK DIAGRAM A19 . . . . . . . . A0 A-1 . . . CE OE BHE CONTROL LOGIC Q0/Q8 Q7/Q15 PIN CONFIGURATION X BUFFERS AND DECODER MEMORY CELL MATRIX (1,048,576x16/ 2,097,152x8) N.C A18 A17 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 44 N.C 43 A19 42 A8 41 A9 40 A10 39 A11 38 A12 37 A13 36 A14 35 A15 34 A16 33 BHE 32 VSS 31 Q15/A-1 30 Q7 29 Q14 28 Q6 27 Q13 26 Q5 25 Q12 24 Q4 23 VCC Y BUFFERS AND DECODER SENSE AMP...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)