DatasheetsPDF.com

R8A66120FFA Dataheets PDF



Part Number R8A66120FFA
Manufacturers Renesas Technology
Logo Renesas Technology
Description 4M-bit x 2 MULTIPLE FIELD MEMORY
Datasheet R8A66120FFA DatasheetR8A66120FFA Datasheet (PDF)

R8A66120FFA 4M-bit x 2 MULTIPLE FIELD MEMORY Description RJJ03FXXXREJ03F0161-0170 Rev.1.70 May.16.2008 R8A66120FFA is high-speed field memory with two FIFO (First In First Out) memories of 4M-bit, which uses high-performance silicon gate process technology. Features •Total memory Capacity 8Mega-bit •High speed operation cycle time 10.0ns(Min.) fmax = 100MHz output access time 6.0ns(Max.) •Output hold time 1.0ns(Min.) •Supply voltage 3.3 ± 0.3V •Variable length delay bit •Synchronous write/rea.

  R8A66120FFA   R8A66120FFA



Document
R8A66120FFA 4M-bit x 2 MULTIPLE FIELD MEMORY Description RJJ03FXXXREJ03F0161-0170 Rev.1.70 May.16.2008 R8A66120FFA is high-speed field memory with two FIFO (First In First Out) memories of 4M-bit, which uses high-performance silicon gate process technology. Features •Total memory Capacity 8Mega-bit •High speed operation cycle time 10.0ns(Min.) fmax = 100MHz output access time 6.0ns(Max.) •Output hold time 1.0ns(Min.) •Supply voltage 3.3 ± 0.3V •Variable length delay bit •Synchronous write/read operation •3 states output •Package PLQP0048KB-A (48P6Q-A) ( 48pins 7x7mm body LQFP ) W-CDMA base station, Digital PPC, Digital TV,VTR and so on. www.DataSheet4U.com Application Mode Descriptions 1K-word = 1024-words 1024K-word 4bit bus I/F DA<3:0> CKA WRESA WEA DB<3:0> CKB WRESB WEB 4 1024K-w X 4-bit FIFO 4 1024K-w X 4-bit FIFO 4 QA<3:0> RRESA REA 4 QB<3:0> RRESB REB The 2 pieces of 1024K-word x 4-bit FIFO can be operated completely independently. 2-system individual input 2-system individual output Pin Configuration (Top view) Outline: PLQP0048KB-A (48P6Q-A) REJ03F0161-0170 Rev.1.70 May.16.2008 page 1 of 14 R8A66120FFA Block Diagram Data input DA<3:0> DB<3:0> INPUT BUFFER www.DataSheet4U.com Clock inputs MODE CONTROL CIRCUIT CKA CKB Mode setting input MODE WRITE CONTROL CIRCUIT READ CONTROL CIRCUIT Write control inputs for A-system WRESA WEA MEMORY ARRAY 256K-word x 16-bit 256K-word x 16-bit Read control inputs for A-system RRESA REA READ ADDRESS COUNTER WRITE ADDRESS COUNTER Write control inputs for B-system WRESB WEB Read control inputs for B-system RRESB REB Power on reset input POR Test setting input TEST<2:1> MODE CONTROL CIRCUIT Vcc GND OUTPUT BUFFER QA<3:0> Data output QB<3:0> REJ03F0161-0170 Rev.1.70 May.16.2008 page 2 of 14 R8A66120FFA Pin Function Description Pin name (*1) CKx WEx Name Clock input Write enable input Input/ Output Input Input Number of pin(s) 2 2 Function They are clock inputs. They are write enable control inputs. When they are "L", a write enable status is provided. They are reset inputs to initialize a write address counter of internal FIFO. When they are "L", a write reset status is provided. They are read enable control inputs. When they are "L", a read enable status is provided. They are reset inputs to initialize a read address counter of internal FIFO. When they are "L", a read reset status is provided. They are data input bus. They are data output bus. This is a pin for setting operation mode. MODE should be fixed at "L". They are pins for test. TEST<2:1> should be fixed at "L". This is a power on reset input. They are 3.3 V power supply pins. They are ground pins. WRESx Write reset input Input 2 REx www.DataSheet4U.com Read enable input Input 2 RRESx Read reset input Input 2 Dx<3:0> Qx<3:0> MODE TEST<2:1> POR Vcc GND Data input Data output Mode setting input Test setting input Power on reset input Power supply pin Ground pin Input Output Input Input Input - 8 8 1 2 1 9 9 *Note1: X of the pin name shows A or B. A = A-system, B = B-system. Mode pin Setting In normal operation mode. It should be fixed on "L". Pin Name MODE L H Operation MODE Normal operation Out of a guarantee Operation Description 4 DA<3:0> CKA WRESA WEA 4 DB<3:0> CKB WRESB WEB 1024K-w X 4-bit FIFO(B) 4 QB<3:0> 1024K-w X 4-bit FIFO(A) 4 QA<3:0> R8A66120FFA can be controlled two pieces of 1024K-word x 4-bit FIFO completely independently. Taking FIFO (A) as an example, the operation of FIFO memory is described as follows. The operation of FIFO (B) is the same as that of FIFO (A). When write enable input WEA is "L", the contents of data input DA<3:0> are written into FIFO (A) in synchronization with the rising of clock input CKA. At this time, the write address counter of FIFO (A) is incremented. When WEA is "H", this IC disable to write data into FIFO (A) and the write address counter of FIFO (A) is not incremented. When write reset input WRESA is "L", the write address counter of FIFO (A) is initialized. When read enable input REA is "L", the contents of FIFO (A) are outputted to data output QA<3:0> in synchronization with the rising of clock input CKA. At this time, the read address counter of FIFO (A) is incremented. When REA is "H", this IC disable to read data from FIFO (A) and the read address counter of FIFO (A) is not incremented. Also QA<3:0> become high impedance state. When read reset input RRESA is "L", the read address counter of FIFO (A) is initialized. RRESA REA RRESB REB REJ03F0161-0170 Rev.1.70 May.16.2008 page 3 of 14 R8A66120FFA Electrical Characteristics Absolute Maximum Ratings (Ta = 0 ~ 70oC, unless otherwise noted) Symbol Vcc VI VO Pd Tstg Parameter Supply voltage Input voltage Output voltage Maximum power dissipation Storage temperature Ratings -0.3 ~ +3.8 A value based on GND -0.3 ~ Vcc+0.3 -0.3 ~ Vcc+0.3 Ta = 70 C 550 -55 ~ +150 Conditions Unit V V V mW C www.DataSheet4U.com Recommended Operating Conditions Symbol Parameter Vcc VI.


R8A20211BG R8A66120FFA R8A66150SP


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)