9693SCC Datasheet | SPT9693SCC





(PDF) 9693SCC pdf File Download

Part Number 9693SCC
Description SPT9693SCC
Manufacture SPT
Total Page 10 Pages
PDF Download Download 9693SCC PDF File

Features: SPT9693 WIDE INPUT VOLTAGE, JFET COMPARA TOR TECHNICAL DATA MARCH 1, 2001 FEATU RES • Common mode range –3.0 to +8. 0 V • Low input bias current <100 pA • Propagation delay 1.5 ns (max) • Low offset ±25 mV • Low feedthrough and crosstalk • Differential latch co ntrol www.DataSheet4U.com APPLICATIONS • • • • • • • • Automa ted test equipment High-speed instrumen tation Window comparators High-speed ti ming Line receivers High-speed triggers Threshold detection Peak detection GE NERAL DESCRIPTION The SPT9693 is a high -speed, wide common mode voltage, JFET input, dual comparator. It is designed for applications that measure critical timing parameters in which wide common mode input voltages of –3.0 to +8.0 V are required. Propagation delays are c onstant for overdrives greater than 50 mV. JFET inputs reduce the input bias c urrents to the nanoamp level, eliminati ng the need for input drivers and buffe rs in most applications. The device has differential analog inputs and complementary logic outpu.

Keywords: 9693SCC, datasheet, pdf, SPT, , SPT9693SCC, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

FEATURES
• Common mode range –3.0 to +8.0 V
• Low input bias current <100 pA
• Propagation delay 1.5 ns (max)
• Low offset ±25 mV
• Low feedthrough and crosstalk
www.DataSheetD4Uif.fceormential latch control
SPT9693
WIDE INPUT VOLTAGE, JFET COMPARATOR
TECHNICAL DATA
APPLICATIONS
• Automated test equipment
• High-speed instrumentation
• Window comparators
• High-speed timing
• Line receivers
• High-speed triggers
• Threshold detection
• Peak detection
MARCH 1, 2001
GENERAL DESCRIPTION
The SPT9693 is a high-speed, wide common mode volt-
age, JFET input, dual comparator. It is designed for appli-
cations that measure critical timing parameters in which
wide common mode input voltages of –3.0 to +8.0 V are
required. Propagation delays are constant for overdrives
greater than 50 mV.
JFET inputs reduce the input bias currents to the
nanoamp level, eliminating the need for input drivers and
buffers in most applications. The device has differential
analog inputs and complementary logic outputs com-
patible with ECL systems. Each comparator has a
complementary latch enable control that can be driven by
standard ECL logic.
The SPT9693 is available in 20-contact LCC and 20-lead
PLCC packages over the commercial temperature range.
It is also available in die form.
BLOCK DIAGRAM
QA QA QB QB GNDB
GNDA
LEA
LEA
N/C
AVEE(A)
LEB
LEB
N/C
AVEE(B)
AVCC(B)
AVCC(A) –INA +INA +INB –INB
Signal Processing Technologies, Inc.
4755 Forge Road, Colorado Springs, Colorado 80907, USA
Phone: 719-528-2300 Fax: 719-528-2370 Web Site: http://www.spt.com e-mail: sales@spt.com

                    
        






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)