PORTING GUIDE. AN311 Datasheet

AN311 GUIDE. Datasheet pdf. Equivalent

Silicon Laboratories AN311
Relevant Devices
This application note applies to the CP2120.
1. Introduction
The CP2120 SPI to SMBus bridge device can be used as a replacement for the Philips SC18IS60x device by
www.DataSheemt4aUk.cionmg only a few minor hardware and firmware design modifications. All firmware and hardware differences
between the SC18IS60x and CP2120 are outlined in Table 1.
Table 1. Improvement and Modification Summary
Up to 6 general purpose I/O pins
96-byte buffers
No transition byte needed
Up to 3 MHz SPI frequency
4.4 mm package size
8 general purpose I/O pins
256-byte buffers
Ability to write a data buffer to up to 255
slave address
Edge Triggered Interrupt Source
Ability to read received byte buffer size
SCL Low for SMBus compatibility
Free Bus Detect for SMBus compatibility
Transition byte between SPI command
write and read phases
Up to 1 MHz SPI frequency
SMBus clock configuration
4 mm package size
2. Firmware
The CP2120 responds to all SC18IS60x commands, including all Internal Register reads, writes, and all Internal
Register reads and writes and all SMBus related commands. The CP2120 offers additional Internal Registers and
commands that enhance performance of designs currently using the SC18IS60x device. However, designers must
make certain modifications, which are discussed in the following sections, to their existing SPI Master interface in
order to communicate with the CP2120.
2.1. Added Features
The CP2120 incorporates a number of features not found in the SC18IS60x. SPI Master firmware can take
advantage of these added features to create a more efficient and reliable system.
Rev. 0.1 9/06
Copyright © 2006 by Silicon Laboratories

AN311 Datasheet
Recommendation AN311 Datasheet
Part AN311
Description CP2120 PORTING GUIDE
Feature AN311; A N 3 11 CP2120 P O R T I N G G U I D E Relevant Devices This application note applies to the CP2120.
Manufacture Silicon Laboratories
Download AN311 Datasheet

Silicon Laboratories AN311
2.1.1. 256-Byte Data Buffers
The CP2120 uses 256-byte data buffers to send and receive bytes with SMBus slaves. Calls to the Write Number
of Bytes command can transmit up to 255 bytes in a single transaction, while calls to Read Number of Bytes can
store up to 255 bytes of data into a buffer that can then be read by a Read Buffer command call.
The Write After Write command, which transmits to one slave address and then immediately transmits to a second
slave address, can transmit any amount of data as long as the sum of the two buffers’ sizes does not exceed 255
bytes. The Read After Write command can write 255 bytes and then immediately receive 255 bytes, which can
then be retrieved by the SPI Master during a Read Buffer call.
The Write To Multiple Slaves command can write to any number of slaves any data buffer size, as long as the
number of slaves listed in the command plus the number of bytes stored in the data buffer does not exceed 255.
2.1.2. 8 General Purpose I/O Pins
8 general purpose input/output
IOCONFIG2 Internal Registers.
port pins that
Writes to the
can be configured to either output or
IOSTATE register update logic levels
input using
of port pins
configured as outputs, while reading the IOSTATE register returns instantaneous port pin states.
EINT Enabled, Configured to be
Low-To-High Transition sensitive:
Level Transition On The EINT Pin
Input to EINT
INT Response
EINT Enabled, Configured to be
High-To-Low Transition sensitive:
Level Transition On The EINT Pin
Input to EINT
INT Response
Figure 1. EINT Functionality
2.1.3. Write to Multiple Slaves Command
A SPI Master can transmit an identical data buffer to multiple slave devices using the Write to Multiple Slaves
Command. Once the command, containing both a data buffer and a buffer of SMBus slave addresses, has been
completely transmitted to the CP2120, the device attempts to transmit to each slave in the slave address buffer. If
time-out timers configured through I2CTO and I2CTO2 are enabled, those timers will be initialized, monitored, and
reset during each individual SMBus transfer. When a SMBus device fails to respond, a configured time-out occurs,
or a transaction completes successfully, the CP2120 attempts to communicate with the next slave listed in the
slave address buffer.
2.1.4. Edge-Triggered Interrupt Source
Figure 1 shows the operation of the EINT Edge-triggered interrupt pin. The EINT digital input pin can be enabled
and configured as an edge-triggered interrupt source by writing to the EDGEINT internal register. The pin can be
configured to lower the INT pin when either a low-to-high or a high-to-low logic transition occurs on the EINT pin.
Reading the EDGEINT internal register after an edge triggered interrupt will raise the INT pin back to logic high.
2.1.5. Received Bytes Register
Bytes received through SMBus calls such as Read Number of Bytes are stored in a data buffer. At any time, the
SPI Master can read the size of this data buffer by reading the RXBUFF register. Reading RXBUFF before calling
Read Buffer can help to ensure that the correct number of bytes gets read from the buffer, without missing any
bytes or reading too many and retrieving invalid data.
2 Rev. 0.1

Silicon Laboratories AN311
2.1.6. Added SMBus Time-Out Events
The CP2120 offers two additional timers, SCL Low time-out and Free Bus Detect, that, when enabled, allow the
CP2120 to be fully compatible with SMBus specifications. The SCL Low time-out timer monitors the logic level of
SCL. If SCL remains low for longer than 25 milliseconds during an SMBus transaction, the CP2120 terminates the
transaction and indicates the termination source by setting the I2CSTAT status register to “SCL Low Time Out”.
When the Free Bus Detect timer is enabled, the CP2120 considers SMBus bus lines free if SCL has remained high
for at least 50 µs.
2.2. Modifications
Like the SC18IS60x device, the CP2120 receives commands across a SPI bus and then acts as an SMBus bus
master to transmit and receive data with SMBus slaves. The SPI bus is controlled by a SPI master firmware
system, and this system must be modified to ensure reliable communication.
www.DataShee2t4.2U..c1o.mCommands Requiring the CP2120 to Transmit Data Across SPI
The Read Internal Register, Read Buffer, and Revision Number commands cause the CP2120 to transmit data
back to the SPI Master. During these commands, the SPI Master transmits command bytes through the MOSI SPI
pin and then receives bytes through the MISO SPI pin. For these commands, the SPI Master must transmit one
extra data byte after valid command bytes have been transmitted before valid bytes will be output from the
Designers can make this modification to their SPI Master firmware systems in a number of ways. For example, if
the SPI Master transmits commands by pulling bytes from an outgoing SPI data byte buffer, the design can push
one extra byte onto the buffer after the system has pushed all valid bytes to transmit. When the command is
transmitted to the CP2120, the extra byte will be transmitted as well.
2.2.2. SPI Clock Timing
The CP2120’s SPI interface can operate at SCLK frequencies up to 1 MHz. If the current, SC18IS60x-based
design communicates at a SPI clock of frequencies higher than 1 MHz, the CP2120 will not be able to respond
reliably with valid data.
2.2.3. I2CCLOCK Internal Register Values
While the CP2120 can reproduce the same range of SMBus clock frequencies as the SC18IS60x, the CP2120
uses a different equation than the SC18IS60x to map register values to SMBus SCL frequencies. For this reason,
code configuring the SMBus clock frequency will need to be changed. The CP2120 uses the following equation to
determine SMBus clock frequency:
3. Hardware
SMBus Clock Frequency (kHz) = I---2---C-----C-2---0-L--0-O-----C-----K--
When porting a SC18IS60x design into a CP2120 design, the schematic and layout must be altered to take into
account the CP2120’s pin-out and package size.
3.1. Schematic Modifications
While CP2120 and SC18IS60x pin names are identical, the CP2120 has more pins to accommodate the additional
features. Updates to the schematic should include adding traces for the extra GPIO pins and the edge-triggered
3.2. Layout Modifications
The CP2120’s pin-out is drastically different from the pin-out of the SC18IS60x, and updates to the layout must
take into account the fact that many signal traces will need to be routed to different pins. For instance, the
SC18IS60x SCLK trace is routed to pin 11, but the CP2120 routes that signal to pin 1.
The footprints for the SC18IS60x and the CP2120 also differ. The SC18IS60x uses a TSSOP16 package, while the
CP2120 uses a smaller QFN-20 package.
Rev. 0.1

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)