Clock Generator. ICS513 Datasheet

ICS513 Generator. Datasheet pdf. Equivalent

Part ICS513
Description PLL Clock Generator
Feature www.DataSheet4U.com ICS513 LOCO™ PLL Clock Generator Features • Packaged as 8 pin SOIC • ICS’ lowes.
Manufacture Integrated Circuit Systems
Datasheet
Download ICS513 Datasheet

www.DataSheet4U.com ICS513 LOCO™ PLL Clock Generator Featur ICS513 Datasheet
Recommendation Recommendation Datasheet ICS513 Datasheet





ICS513
www.DataSheet4U.com
ICS513
LOCO™ PLL Clock Generator
Description
The ICS513 LOCO™ is the most cost effective
way to generate a high quality, high frequency
clock output from a 14.31818 MHz crystal or
clock input. The name LOCO stands for LOw
Cost Oscillator, as it is designed to replace crystal
oscillators in many electronic systems. Using
Phase-Locked-Loop (PLL) techniques, the device
uses a standard, inexpensive crystal to produce
output clocks up to 100 MHz.
Stored in the chip’s ROM is the ability to generate
5 different output frequencies, allowing one chip
to work in different speed processor systems.
The device also has a power down mode that turns
off the clock outputs when both select pins are low.
In this mode, the internal PLL is not running.
Block Diagram
VDD GND
Features
• Packaged as 8 pin SOIC
• ICS’ lowest cost PLL clock plus reference
• Produces common computer frequencies
• Input crystal frequency typically 14.3182 MHz
• Output clock frequencies up to 100 MHz
• Low jitter - 40 ps one sigma
• Compatible with all popular CPUs
• Duty cycle of 45/55
• Custom frequencies available
• Operating voltages of 3.0 to 5.5 V
• Power down mode turns off chip
• 25mA drive capability at TTL levels
• Advanced, low power CMOS process
S1, S0
14.31818 MHz
crystal
or clock X1/ICLK
X2
2
Crystal
Oscillator
PLL
Clock
Synthesis
and Control
Circuitry
Optional crystal capacitors
Output
Buffer
CLK
Output
Buffer
REF
MDS 513 B
1
Revision 080699
Printed 12/4/00
Integrated Circuit Systems • 525 Race Street • San Jose • CA• 95126 • (408)295-9800tel• (408)295-9818fax



ICS513
www.DataSheet4U.com
ICS513
LOCO™ PLL Clock Generator
Pin Assignment
X1/ICLK
VDD
GND
REF
1
2
3
4
8 X2
7 S1
6 S0
5 CLK
Clock Decoding Table (MHz) with
14.31818MHz Crystal or Clock Input
S1 S0
CLK Multiplier Accuracy
0 0 Power Down CLK
-
-
01
100
6.984 1 ppm
M0
24
1.676 1 ppm
M1
14.31818
1 0 ppm
10
48
3.353 0.017%
11
3.6864
0.2576 0.044%
0 = connect directly to ground.
1 = connect directly to VDD.
M = leave unconnected (floating).
CLK and REF stop low in power down state.
Pin Descriptions
Number
1
2
3
4
5
6
7
8
Name
X1/ICLK
VDD
GND
REF
CLK
S0
S1
X2
Type
I
P
P
O
O
TI
TI
O
Description
Crystal connection to 14.31818 MHz crystal or clock input.
Connect to +3.3 V or +5 V.
Connect to ground.
Reference 14.31818 MHz crystal oscillator buffered clock output.
Clock output per table above.
Select 0 for output clock. Connect to GND or VDD or float. See table above.
Select 1 for output clock. Connect to GND or VDD or float. See table above.
Crystal connection to 14.31818 MHz crystal. Leave unconnected for clock input.
Key: I = Input, TI = Tri-Level Input, O = output, P = power supply connection
Notes: 1. With S1 = S0 = 0, the internal PLL is turned off and the CLK output stops low.
The crystal oscillator and REF output are still active.
2. With a clock input, the phase relationship between the input and output clocks can change
each time the device is powered on.
If a fixed phase relationship is required, please use our ICS571 or other zero delay multiplier.
MDS 513 B
2
Revision 080699
Printed 12/4/00
Integrated Circuit Systems • 525 Race Street • San Jose • CA• 95126 • (408)295-9800tel• (408)295-9818fax





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)