ADC16DV160 Datasheet: 160 MSPS Analog-to-Digital Converter





ADC16DV160 160 MSPS Analog-to-Digital Converter Datasheet

Part Number ADC16DV160
Description 160 MSPS Analog-to-Digital Converter
Manufacture National Semiconductor
Total Page 26 Pages
PDF Download Download ADC16DV160 Datasheet PDF

Features: ADC16DV160 Dual Channel, 16-Bit, 160 MSP S Analog-to-Digital Converter with DDR LVDS Outputs www.DataSheet4U.com PREL IMINARY ADC16DV160 August 17, 2009 D ual Channel, 16-Bit, 160 MSPS Analog-to -Digital Converter with DDR LVDS Output s General Description The ADC16DV160 is a monolithic dual channel high perform ance CMOS analog-to-digital converter c apable of converting analog input signa ls into 16-bit digital words at rates u p to 160 Mega Samples Per Second (MSPS) . This converter uses a differential, p ipelined architecture with digital erro r correction and an on-chip sample-and- hold circuit to minimize power consumpt ion and external component count while providing excellent dynamic performance . Automatic power-up calibration enable s excellent dynamic performance and red uces part-to-part variation, and the AD C16DV160 can be recalibrated at any tim e through the 3-wire Serial Peripheral Interface (SPI). An integrated low nois e and stable voltage reference and differential reference buffe.

Keywords: ADC16DV160, datasheet, pdf, National Semiconductor, 160, MSPS, Analog-to-Digital, Converter, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

www.DataSheet4U.com
ADC16DV160
PRELIMINARY
August 17, 2009
Dual Channel, 16-Bit, 160 MSPS Analog-to-Digital
Converter with DDR LVDS Outputs
General Description
The ADC16DV160 is a monolithic dual channel high perfor-
mance CMOS analog-to-digital converter capable of convert-
ing analog input signals into 16-bit digital words at rates up to
160 Mega Samples Per Second (MSPS). This converter uses
a differential, pipelined architecture with digital error correc-
tion and an on-chip sample-and-hold circuit to minimize pow-
er consumption and external component count while provid-
ing excellent dynamic performance. Automatic power-up
calibration enables excellent dynamic performance and re-
duces part-to-part variation, and the ADC16DV160 can be re-
calibrated at any time through the 3-wire Serial Peripheral
Interface (SPI). An integrated low noise and stable voltage
reference and differential reference buffer amplifier eases
board level design. The on-chip duty cycle stabilizer with low
additive jitter allows a wide range of input clock duty cycles
without compromising dynamic performance. A unique sam-
ple-and-hold stage yields a full-power bandwidth of 1.4 GHz.
The interface between the ADC16DV160 and a receiver block
can be easily verified and optimized via fixed pattern gener-
ation and output clock position features. The digital data is
provided via dual data rate LVDS outputs – making possible
the 68-pin, 10 mm x 10 mm LLP package. The ADC16DV160
operates on dual power supplies of +1.8V and +3.0V with a
power-down feature to reduce power consumption to very low
levels while allowing fast recovery to full operation.
On-chip low jitter duty-cycle stabilizer
Power-down and sleep modes
Output fixed pattern generation
Output clock position adjustment
3-wire SPI
Offset binary or 2's complement data format
68-pin LLP package (10x10x0.8, 0.5mm pin-pitch)
Key Specifications
Resolution
Conversion Rate
SNR
(@FIN = 30 MHz)
(@FIN = 197 MHz)
SFDR
(@FIN = 30 MHz)
(@FIN = 197 MHz)
Full Power Bandwidth
Power Consumption
-Core per channel
-LVDS Driver
-Total
Operating Temperature Range
16 Bits
160 MSPS
  
78.5 dBFS (typ)
76.3 dBFS (typ)
  
95 dBFS (typ)
91.2 dBFS (typ)
1.4 GHz (typ)
  
591 mW (typ)
118 mW (typ)
1.3W (typ)
-40°C ~ 85°C
Features
Low power consumption
On-chip precision reference and sample-and-hold circuit
On-chip automatic calibration during power-up
Dual data rate LVDS output port
Dual Supplies: 1.8V and 3.0V operation
Selectable input range: 2.4, 2.0, 1.5 and 1.0VPP
Sampling edge flipping with clock divider by 2 option
Integer clock divider by 1 or 2
Applications
Multi-carrier, Multi-standard Base Station Receivers
-MC-GSM/EDGE, CDMA2000, UMTS, LTE and WiMAX
High IF Sampling Receivers
Diversity Channel Receivers
Test and Measurement Equipment
Communications Instrumentation
Portable Instrumentation
© 2009 National Semiconductor Corporation 301014
www.national.com

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)