Microcircuit. AS4DDR232M72PBG Datasheet

AS4DDR232M72PBG Datasheet PDF


Part

AS4DDR232M72PBG

Description

32Mx72 DDR2 SDRAM iNTEGRATED Plastic Encapsulated Microcircuit

Manufacture

Austin Semiconductor

Page 28 Pages
Datasheet
Download AS4DDR232M72PBG Datasheet


AS4DDR232M72PBG Datasheet
iPEM
2.4 Gb SDRAM-DDR2
Austin Semiconductor, Inc. AS4DDR232M72PBG
32Mx72 DDR2 SDRAM
iNTEGRATED Plastic Encapsulated Microcircuit
FEATURES
„ DDR2 Data rate = 667, 533, 400
„ Available in Industrial, Enhanced and Extended Temp
„ Package:
255 Plastic Ball Grid Array (PBGA), 25 x 32mm
1.27mm pitch
„ Differential data strobe (DQS, DQS#) per byte
„ Internal, pipelined, double data rate architecture
„ 4-bit prefetch architecture
„ DLL for alignment of DQ and DQS transitions with
clock signal
„ Four internal banks for concurrent operation
(Per DDR2 SDRAM Die)
„ Programmable Burst lengths: 4 or 8
„ Auto Refresh and Self Refresh Modes
„ On Die Termination (ODT)
„ Adjustable data – output drive strength
„ 1.8V ±0.1V power supply and I/O (VCC/VCCQ)
„ Programmable CAS latency: 3, 4, 5, or 6
„ Posted CAS additive latency: 0, 1, 2, 3 or 4
„ Write latency = Read latency - 1* tCK
„ Organized as 32M x 72 w/ support for x80
„ Weight: AS4DDR232M72PBG ~ 3.5 grams typical
NOTE: Self Refresh Mode available on Industrial and Enhanced temp. only
BENEFITS
„ SPACE conscious PBGA defined for easy
SMT manufacturability (50 mil ball pitch)
„ Reduced part count
„ 47% I/O reduction vs Individual CSP approach
„ Reduced trace lengths for lower parasitic
capacitance
„ Suitable for hi-reliability applications
„ Upgradable to 64M x 72 density
(consult factory for info on
AS4DDR264M72PBG)
www.DaFtaUSNheCet4TUI.OcoNm AL BLOCK DIAGRAM
Ax, BA0-1
ODT
VRef
VCC
VCCQ
VSS
VSSQ
VCCL
VSSDL
CS0\
CS1\
CS2\
CS3\
CS4\
UDMx, LDMx
UDSQx,UDSQx\
LDSQx, LDSQx\
RASx\,CASx\,WEx\
CKx,CKx\,CKEx
A
2
2
2
3
3
VCCL
VSSDL
A2
2
2
3
3
DQ0-15 B
VCCL
VSSDL
B2
2
2
3
3
DQ16-31 C
VCCL
VSSDL
C2
2
2
3
3
DQ32-47 D
VCCL
VSSDL
D
2
2
2
3
3
DQ64-79
DQ48-63
AS4DDR232M72PBG
Rev. 2.0 5/07
Austin Semiconductor, Inc. Austin, Texas 512.339.1188 www.austinsemiconductor.com
1

AS4DDR232M72PBG Datasheet
iPEM
2.4 Gb SDRAM-DDR2
Austin Semiconductor, Inc. AS4DDR232M72PBG
SDRAM-DDRII PINOUT TOP VIEW
Rev. A, 07/06 - X72/X80
p
Rev. B, 10/06 - X72/X80
1
a
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
DQ0 DQ14 DQ15 VSS VSS A9 A10 A11 A8 VCCQ VCCQ DQ16 DQ17 DQ31 VSS a
b DQ1 DQ2 DQ12 DQ13 VSS VSS
A0
A7
A6
A1 VCC VCC DQ18 DQ19 DQ29 DQ30 b
c DQ3 DQ4 DQ10 DQ11 VCC VCC
A2
A5
A4
A3 VSS VSS DQ20 DQ21 DQ27 DQ28 c
d DQ6 DQ5 DQ8 DQ9 VCCQ VCCQ A12/NC DNU DNU DNU VSS VSS DQ22 DQ23 DQ26 DQ25 d
e DQ7 LDM0 VCC UDM0 UDQS3 LDQS0 UDQS0 BA0 BA1 LDQS1 UDQS1 VREF LDM1 VSS NC DQ24 e
f CAS0\ WE0\ VCC CLK0 LDQS3 UDQS3\ LDQS0\ UDQS0\ NC UDQS1\ LDQS1\ RAS1\ WE1\ VSS UDM1 CLK1 f
g CS0\ RAS0\ VCC CKE0 CLK0\ LDQS3\ VSSQ VSSQ VSSQ VSSQ NC CAS1\ CS1\ VSS CLK1\ CKE1 g
h VSS VSS VCC VCCQ VSS
NC VSSQ VSSQ VSSQ VSSQ NC
VCC VSS VSS VCCQ VCC h
j VSS VSS VCC VCCQ VSS
NC VSSQ VSSQ VSSQ VSSQ NC
VCC VSS VSS VCCQ VCC j
k CLK3\ CKE3 VCC CS3\ LDQS4 UDQS4\ VSSQ VSSQ VSSQ VSSQ NC CLK2\ CKE2 VSS RAS2\ CS2\ k
l NC CLK3 VCC CAS3\ RAS3\ ODT LDQS4\ NC
NC LDQS2\ UDQS2\ LDQS2 CLK2 VSS WE2\ CAS2\ l
m DQ56 UDM3 VCC WE3\ LDM3 CKE4 UDM4 CLK4 CAS4\ WE4\ RAS4\ CS4\ UDM2 VSS LDM2 DQ39 m
n DQ57 DQ58 DQ55 DQ54 UDQS4 CLK4\ DQ73 DQ72 DQ71 DQ70 LDM4 UDQS2 DQ41 DQ40 DQ37 DQ38 n
p DQ60 DQ59
www.DataSheet4U.com
r DQ62 DQ61
DQ53
DQ51
DQ52
DQ50
VSS
VCC
VSS DQ75 DQ74 DQ69 DQ68 VCC
VCC DQ77 DQ76 DQ67 DQ66 VSS
VCC DQ43 DQ42 DQ36 DQ35 p
VSS DQ45 DQ44 DQ34 DQ33 r
t VSS DQ63 DQ49 DQ48 VCCQ VCCQ DQ79 DQ78 DQ65 DQ64 VSS
1 2 3 4 5 6 7 8 9 10 11
VSS
12
DQ47
13
DQ46
14
DQ32
15
VCC t
Ground
Level REF.
Array Power
CNTRL
D/Q Power
ADDRESS-DNU
Address
UNPOPULATED
Data IO
NC
AS4DDR232M72PBG
Rev. 2.0 5/07
Austin Semiconductor, Inc. Austin, Texas 512.339.1188 www.austinsemiconductor.com
2


Features Datasheet pdf i PEM 2.4 G b SDRAM-DDR2 Gb Austin Semic onductor, Inc. AS4DDR232M72PBG 32Mx72 D DR2 SDRAM iNTEGRATED Plastic Encapsulat ed Microcircuit FEATURES „ „ „ „ „ „ „ „ „ „ „ „ „ „ „ „ „ „ DDR2 Data rate = 667, 533, 400 Availab le in Industrial, Enhanced and Extended Temp Package: • 255 Plastic Ball Gri d Array (PBGA), 25 x 32mm • 1.27mm pi tch Differential data strobe (DQS, DQS# ) per byte Internal, pipelined, double data rate architecture 4-bit prefetch a rchitecture DLL for alignment of DQ and DQS transitions with clock signal Four internal banks for concurrent operatio n (Per DDR2 SDRAM Die) Programmable Bur st lengths: 4 or 8 Auto Refresh and Sel f Refresh Modes On Die Termination (ODT ) Adjustable data – output drive stre ngth 1.8V ±0.1V power supply and I/O ( VCC/VCCQ) Programmable CAS latency: 3, 4, 5, or 6 Posted CAS additive latency: 0, 1, 2, 3 or 4 Write latency = Read l atency - 1* tCK Organized as 32M x 72 w / support for x80 Weight: AS4DDR232M72PBG ~ 3.5 grams typical BENEFITS „ „ „ „ „ „ SPAC.
Keywords AS4DDR232M72PBG, datasheet, pdf, Austin Semiconductor, 32Mx72, DDR2, SDRAM, iNTEGRATED, Plastic, Encapsulated, Microcircuit, S4DDR232M72PBG, 4DDR232M72PBG, DDR232M72PBG, AS4DDR232M72PB, AS4DDR232M72P, AS4DDR232M72, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)